国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:SN74LVTH16245ADGVR.B > SN74LVTH16245ADGVR.B詳情

SN74LVTH16245ADGVR.B中文資料

廠家型號

SN74LVTH16245ADGVR.B

文件大小

525.9Kbytes

頁面數(shù)量

21

功能描述

3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

SN74LVTH16245ADGVR.B數(shù)據(jù)手冊規(guī)格書PDF詳情

FEATURES

· Members of the Texas Instruments Widebus?

Family

· State-of-the-Art Advanced BiCMOS

Technology (ABT) Design for 3.3-V Operation

and Low Static-Power Dissipation

· Support Mixed-Mode Signal Operation (5-V

Input and Output Voltages With 3.3-V VCC)

· Support Unregulated Battery Operation Down

to 2.7 V

· Typical VOLP (Output Ground Bounce) <0.8 V

at VCC = 3.3 V, TA = 25°C

· Distributed VCC and GND Pins Minimize

High-Speed Switching Noise

· Flow-Through Architecture Optimizes PCB

Layout

· Ioff and Power-Up 3-State Support Hot

Insertion

· Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

· Latch-Up Performance Exceeds 500 mA Per

JESD 17

· ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

The 'LVTH16245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage

(3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices are designed for asynchronous communication between two data buses. The logic levels of the

direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port

outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to

the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are

activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level

applied to prevent excess ICC and ICCZ.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown

resistors with the bus-hold circuitry is not recommended.

When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.

However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;

the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry

disables the outputs, preventing damaging current backflow through the devices when they are powered down.

The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,

which prevents driver conflict.

更新時間:2025-9-21 9:16:00
供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
TI
05/06+
408
全新原裝100真實現(xiàn)貨供應(yīng)
24+
1000
本站現(xiàn)庫存
TI
25+
SSOP48
18000
原廠直接發(fā)貨進(jìn)口原裝
TEXASINSTRU
24+
原廠封裝
1697
原裝現(xiàn)貨假一罰十
TI
00+
SSOP48
2760
全新原裝進(jìn)口自己庫存優(yōu)勢
TI
24+
TSSOP48
600
“芯達(dá)集團”專營軍工百分之百原裝進(jìn)口
TI
17+
SSOP48
9988
只做原裝進(jìn)口,自己庫存
TI
03+
SSOP
24
原裝現(xiàn)貨海量庫存歡迎咨詢
TI
4
全新原裝 貨期兩周
TI
25+23+
SSOP
28731
絕對原裝正品全新進(jìn)口深圳現(xiàn)貨