位置:CLVC374AQPWRG4Q1.B > CLVC374AQPWRG4Q1.B詳情
CLVC374AQPWRG4Q1.B中文資料
CLVC374AQPWRG4Q1.B數(shù)據(jù)手冊(cè)規(guī)格書(shū)PDF詳情
1FEATURES
· Qualified for Automotive Applications
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Operates From 2 V to 3.6 V
· Inputs Accept Voltages to 5.5 V
· Max tpd of 8.5 ns at 3.3 V
· Typical VOLP (Output Ground Bounce) < 0.8 V
at VCC = 3.3 V, TA = 25°C
· Typical VOHV (Output VOH Undershoot) > 2 V
at VCC = 3.3 V, TA = 25°C
· Supports Mixed-Mode Signal Operation on All
Ports (5-V Input/Output Voltage With 3.3-V VCC)
· Ioff Supports Partial-Power-Down Mode
Operation
DESCRIPTION/ORDERING INFORMATION
The SN74LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.
This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance
loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional
bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D)
inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines
without interface or pullup components.
OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in
a mixed 3.3-V/5-V system environment.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI/德州儀器 |
25+ |
原廠封裝 |
10280 |
原廠授權(quán)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源! |
|||
TI/德州儀器 |
25+ |
原廠封裝 |
10280 |
||||
TI/德州儀器 |
25+ |
原廠封裝 |
9999 |
||||
TI/德州儀器 |
25+ |
原廠封裝 |
10280 |
||||
TexasInstruments |
18+ |
ICBUFF/DVRTRPLN-INVUS8 |
6580 |
公司原裝現(xiàn)貨/歡迎來(lái)電咨詢! |
|||
TI |
16+ |
VSSOP |
10000 |
原裝正品 |
|||
Texas Instruments |
24+ |
US8 |
65200 |
一級(jí)代理/放心采購(gòu) |
|||
TI |
20+ |
SOP-8 |
3000 |
就找我吧!--邀您體驗(yàn)愉快問(wèn)購(gòu)元件! |
|||
TI(德州儀器) |
2021+ |
VSSOP-8 |
499 |
||||
TI |
22+ |
US8 |
9000 |
原廠渠道,現(xiàn)貨配單 |
CLVC374AQPWRG4Q1.B 資料下載更多...
CLVC374AQPWRG4Q1.B 芯片相關(guān)型號(hào)
- AML71
- AML71LCB
- AML71LEB
- AML71SCB
- AML71SEB
- AML75
- AML75ABC
- AML75ABN
- AML75ANC
- AML75BBC
- AML75BBN
- CLVC374AQDWRG4Q1
- CLVC374AQDWRG4Q1.B
- CLVC374AQPWRG4Q1
- DRPC6-2K90-7A10
- DRPC6-2K90-7A20
- LNX2V222MSEF
- LNX2V223MSEK
- LNX2V272MSEF
- LNX2V272MSEG
- LNX2V273MSEK
- LNY2W332MSEH
- LNY2W392MSEG
- LNY2W392MSEH
- LNY2W472MSEG
- LNY2W472MSEH
- PF083A
- PF083A-D.2
- SN74LVC841ADWR
- SN74LVC841APW
Datasheet數(shù)據(jù)表PDF頁(yè)碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104