国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:CLVC374AQDWRG4Q1.B > CLVC374AQDWRG4Q1.B詳情

CLVC374AQDWRG4Q1.B中文資料

廠家型號

CLVC374AQDWRG4Q1.B

文件大小

660.88Kbytes

頁面數(shù)量

16

功能描述

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

CLVC374AQDWRG4Q1.B數(shù)據(jù)手冊規(guī)格書PDF詳情

1FEATURES

· Qualified for Automotive Applications

· ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

· Operates From 2 V to 3.6 V

· Inputs Accept Voltages to 5.5 V

· Max tpd of 8.5 ns at 3.3 V

· Typical VOLP (Output Ground Bounce) < 0.8 V

at VCC = 3.3 V, TA = 25°C

· Typical VOHV (Output VOH Undershoot) > 2 V

at VCC = 3.3 V, TA = 25°C

· Supports Mixed-Mode Signal Operation on All

Ports (5-V Input/Output Voltage With 3.3-V VCC)

· Ioff Supports Partial-Power-Down Mode

Operation

DESCRIPTION/ORDERING INFORMATION

The SN74LVC374A octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V VCC operation.

This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance

loads. This device is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional

bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D)

inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or

low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the

bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines

without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while

the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in

a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,

preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

更新時間:2025-9-21 15:16:00
供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
TI/德州儀器
25+
原廠封裝
10280
原廠授權(quán)代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源!
TI/德州儀器
25+
原廠封裝
10280
TI/德州儀器
25+
原廠封裝
9999
TI/德州儀器
25+
原廠封裝
10280
TI
25+23+
20-TSSO
18752
絕對原裝正品全新進口深圳現(xiàn)貨
TI
16+
TSSOP
10000
原裝正品
YAMAHA
23+
QFN
69820
終端可以免費供樣,支持BOM配單!
Texas Instruments
24+
20-TSSOP(0.173
56300
TI
20+
IC
2000
就找我吧!--邀您體驗愉快問購元件!
TI(德州儀器)
2021+
TSSOP-20
499