国产精品妇女一二三区,国产97成人亚洲综合在线观看,国产精品成人亚洲777

您好,歡迎來到114ic資料網(wǎng)！

114ic電子網(wǎng) 登錄注冊(cè)

芯片資料

數(shù)據(jù)手冊(cè)
絲印反查
庫(kù)存查詢
行業(yè)新聞
生產(chǎn)廠家
替換型號(hào)
晶體管

SN74LS37價(jià)格

參考價(jià)格：￥2.4740

型號(hào)：SN74LS373DW 品牌：Texas 備注：這里有SN74LS37多少錢，2025年最近7天走勢(shì)，今日出價(jià)，今日競(jìng)價(jià)，SN74LS37批發(fā)/采購(gòu)報(bào)價(jià)，SN74LS37行情走勢(shì)銷售排行榜，SN74LS37報(bào)價(jià)。

型號(hào)	功能描述	生產(chǎn)廠家&企業(yè)	LOGO
SN74LS37	QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS 文件：249.42 Kbytes Page：7 Pages	TI 德州儀器	TI
SN74LS373	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS373	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS373DW	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS373DW	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS373DW	OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT The SN54 /74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (datachanges asynchronously) when Latch Enable (LE)	Motorola 摩托羅拉	Motorola
SN74LS373DWR	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS373DWR2	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS373M	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS373MEL	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS373N	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS373N	OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT The SN54 /74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (datachanges asynchronously) when Latch Enable (LE)	Motorola 摩托羅拉	Motorola
SN74LS373N	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS373NE4	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS373NSR	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS374DB	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374DBR	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374DW	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374DW	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS374DW	OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT The SN54 /74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (datachanges asynchronously) when Latch Enable (LE)	Motorola 摩托羅拉	Motorola
SN74LS374DWR	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374DWR2	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS374M	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS374MEL	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS374N	Octal Transparent Latch with 3-State Outputs Octal D-Type Flip-Flop with 3-State Output Octal Transparent Latch with 3-State Outputs; Octal D-Type Flip-Flop with 3-State Output The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS374N	OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS; OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT The SN54 /74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (datachanges asynchronously) when Latch Enable (LE)	Motorola 摩托羅拉	Motorola
SN74LS374N	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374NE4	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS374NSR	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package 3-State Bus-Driving Outputs Full Parallel Access for Loading Buffered Control Inputs Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374) P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and	TI1 德州儀器	TI1
SN74LS375D	4.BIT BISTABLE LATCHES Supply Voltage and Ground on Corner Pins To Simplify P-C Board Layout description The SN54LS376 and SN74LS376 bistable latches are electrically and functionally identical to the SN54LS75 and SN74LS75, respectively. Only the arrangement of the terminals hes been changed in the SN54L5375 an	TI2 德州儀器	TI2
SN74LS375D	4-BIT D LATCH The SN54/74LS375 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follo	Motorola 摩托羅拉	Motorola
SN74LS375D.A	4.BIT BISTABLE LATCHES Supply Voltage and Ground on Corner Pins To Simplify P-C Board Layout description The SN54LS376 and SN74LS376 bistable latches are electrically and functionally identical to the SN54LS75 and SN74LS75, respectively. Only the arrangement of the terminals hes been changed in the SN54L5375 an	TI2 德州儀器	TI2
SN74LS375N	4.BIT BISTABLE LATCHES Supply Voltage and Ground on Corner Pins To Simplify P-C Board Layout description The SN54LS376 and SN74LS376 bistable latches are electrically and functionally identical to the SN54LS75 and SN74LS75, respectively. Only the arrangement of the terminals hes been changed in the SN54L5375 an	TI2 德州儀器	TI2
SN74LS375N	4-BIT D LATCH The SN54/74LS375 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follo	Motorola 摩托羅拉	Motorola
SN74LS375N.A	4.BIT BISTABLE LATCHES Supply Voltage and Ground on Corner Pins To Simplify P-C Board Layout description The SN54LS376 and SN74LS376 bistable latches are electrically and functionally identical to the SN54LS75 and SN74LS75, respectively. Only the arrangement of the terminals hes been changed in the SN54L5375 an	TI2 德州儀器	TI2
SN74LS377	LOW POWER SCHOTTKY The SN74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. ? 8-Bit High Speed Parallel Registers ? Positive Edge-Triggered D-Type Flip Flops ? F	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS377D	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS377DW	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS377DW	LOW POWER SCHOTTKY The SN74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. ? 8-Bit High Speed Parallel Registers ? Positive Edge-Triggered D-Type Flip Flops ? F	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS377N	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS377N	LOW POWER SCHOTTKY The SN74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. ? 8-Bit High Speed Parallel Registers ? Positive Edge-Triggered D-Type Flip Flops ? F	ONSEMI 安森美半導(dǎo)體	ONSEMI
SN74LS378D	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS378DW	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS378N	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS379D	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS379DW	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS379N	OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE The SN54 /74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable. The SN54/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar	Motorola 摩托羅拉	Motorola
SN74LS37D	QUAD 2-INPUT NAND BUFFER	Motorola 摩托羅拉	Motorola
SN74LS37N	QUAD 2-INPUT NAND BUFFER	Motorola 摩托羅拉	Motorola
SN74LS373	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：331.48 Kbytes Page：24 Pages	TI 德州儀器	TI
SN74LS373	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：242.39 Kbytes Page：10 Pages	TI 德州儀器	TI
SN74LS373	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：694.69 Kbytes Page：28 Pages	TI 德州儀器	TI
SN74LS373	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：1.43118 Mbytes Page：30 Pages	TI1 德州儀器	TI1
SN74LS373_07	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：694.69 Kbytes Page：28 Pages	TI 德州儀器	TI
SN74LS373DW	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：242.39 Kbytes Page：10 Pages	TI 德州儀器	TI
SN74LS373DW	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：331.48 Kbytes Page：24 Pages	TI 德州儀器	TI
SN74LS373DW	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：1.43118 Mbytes Page：30 Pages	TI1 德州儀器	TI1
SN74LS373DW	OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS 文件：694.69 Kbytes Page：28 Pages	TI 德州儀器	TI

替換型號(hào)	功能描述	生產(chǎn)廠家&企業(yè)	LOGO
74LS37	TRI-STATEE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops	NSCNational Semiconductor (TI) 美國(guó)國(guó)家半導(dǎo)體美國(guó)國(guó)家半導(dǎo)體公司	NSC
74LS37	QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS	TI 德州儀器	TI
74LS37	Quadruple 2-input Positive NAND Buffers	HitachiHitachi Semiconductor 日立日立公司	Hitachi
74LS37	3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops	FairchildFairchild Semiconductor 仙童半導(dǎo)體飛兆/仙童半導(dǎo)體公司	Fairchild
HD74LS37	Quadruple 2-input Positive NAND Buffers	RENESAS 瑞薩	RENESAS
HD74LS37	Ouadruple 2-input Positive NAND Gates	HitachiHitachi Semiconductor 日立日立公司	Hitachi
HD74LS37	Quadruple 2-input Positive NAND Buffers	HitachiHitachi Semiconductor 日立日立公司	Hitachi
HD74LS37P	Quadruple 2-input Positive NAND Buffers	RENESAS 瑞薩	RENESAS

SN74LS37產(chǎn)品屬性

類型
描述
型號(hào)
SN74LS37
功能描述
閉鎖 Octal D-Type
RoHS
否
制造商
Micrel
電路數(shù)量
1
邏輯類型
CMOS
邏輯系列
TTL
極性
Non-Inverting
輸出線路數(shù)量
9
電源電壓-最大
12 V
電源電壓-最小
5 V
最大工作溫度
+ 85 C
最小工作溫度
- 40 C
封裝/箱體
SOIC-16
封裝
Reel

SN74LS37供應(yīng)商更多...

更新時(shí)間：2025-8-19 9:05:00

IC供應(yīng)商	芯片型號(hào)	品牌	批號(hào)	封裝	庫(kù)存	備注	價(jià)格
深圳市毅創(chuàng)騰電子科技有限公司	SN74LS373	TI	23+	SO-20	7000	絕對(duì)全新原裝!100%保質(zhì)量特價(jià)!請(qǐng)放心訂購(gòu)!	詢價(jià)
深圳市鼎欣微電子有限公司	SN74LS370J	MMI	24+	CDIP20	23000	只做正品原裝現(xiàn)貨	詢價(jià)
上海凌岳電子科技有限公司（上海涵恩科技）	SN74LS373		2023+	7.2mm	3000	進(jìn)口原裝現(xiàn)貨	詢價(jià)
深圳市坤融電子科技有限公司	SN74LS375NS		24+	SON-6	6000	美國(guó)德州儀器TEXASINSTRUMENTS原廠代理輝華拓展內(nèi)地現(xiàn)	詢價(jià)
深圳市億智騰科技有限公司	SN74LS374DWR	TI/德州儀器	24+	SOP	3580	原裝現(xiàn)貨/15年行業(yè)經(jīng)驗(yàn)歡迎詢價(jià)	詢價(jià)
博速半導(dǎo)體（深圳）有限公司	SN74LS374DWR	TI/德州儀器	20+	SOIC-20_300mil	6000	全新原裝	詢價(jià)
天津市博通航睿技術(shù)有限公司	SN74LS373	ADI	23+	SOP-5.2	7000		詢價(jià)
訊運(yùn)(深圳/上海)電子有限公司	SN74LS373DW	TI(德州儀器)	2021+	SOIC-20	499		詢價(jià)
深圳市特瑞斯科技有限公司	SN74LS374DWR	TI	23+	SOP-20	16800	一級(jí)分銷商	詢價(jià)
瀚佳科技(深圳)有限公司	SN74LS373N	TI	24+	DIP-20	65200	原裝現(xiàn)貨/放心購(gòu)買	詢價(jià)

SN74LS37芯片相關(guān)品牌

SN74LS37規(guī)格書下載地址

SN74LS37參數(shù)引腳圖相關(guān)

t4242
t40
t2222
t2010
t100k
sw-262
stm32f103
stm32
stk
stc89c52rc
stc12c5a60s2
st70
st18
sst25vf040
sr2m
spwm
spice模型
spd
sp3232
soc
SN74S38
SN74S37
SN74S32
SN74S30
SN74S22
SN74S20
SN74S15
SN74S11
SN74S10
SN74S09
SN74S08
SN74S05
SN74S04
SN74S03
SN74S02
SN74S00
SN74S
SN74LVT
SN74LVC
SN74LV
SN74LS377J
SN74LS377
SN74LS374NS
SN74LS374NDS
SN74LS374ND
SN74LS374N
SN74LS374JS
SN74LS374JDS
SN74LS374JD
SN74LS374J
SN74LS374
SN74LS373NS
SN74LS373NDS
SN74LS373ND
SN74LS373N
SN74LS373JS
SN74LS373JDS
SN74LS373JD
SN74LS373J
SN74LS373
SN74LS368N
SN74LS368J
SN74LS368ANS
SN74LS368ANDS
SN74LS368AND
SN74LS368AN
SN74LS368AJS
SN74LS368AJDS
SN74LS368AJD
SN74LS368AJ
SN74LS368A
SN74LS367N
SN74LS367J
SN74LS367AN-X
SN74LS367ANS
SN74LS367ANDS
SN74LS367AND
SN74LS367AN
SN74LS367AJS
SN74LS367AJDS
SN74LS
SN74L71
SN74L44
SN74L43
SN74L42
SN74HC
SN74H87
SN74H78
SN74H74
SN74H62
SN74H61
SN74H60
SN74H00
SN74F86
SN74F74
SN74F51
SN74F38
SN74F37
SN74F36
SN74F32

SN74LS37數(shù)據(jù)表相關(guān)新聞

SN74LS273N
SN74LS273N
2024-9-11
SN74LS373N
SN74LS373N 原裝現(xiàn)貨實(shí)單來撩
2022-8-15
SN74LS390NE4
SN74LS390NE4，全新.當(dāng)天發(fā)貨或門市自取，如需了解更多產(chǎn)品信息聯(lián)系我們.零七五五.八二七三二二九一企鵝:一一七四零五二三五三，V:八七六八零五五八.
2021-8-22
SN74LS373N原裝正品現(xiàn)貨與您攜手共贏
煥盛達(dá)竭誠(chéng)為您提供一站式配套服務(wù)。當(dāng)天下單，當(dāng)天發(fā)貨；
2020-11-13
SN74LS32DR原裝現(xiàn)貨
瀚佳科技（深圳）有限公司專業(yè)進(jìn)口電子元器件代理商
2020-8-5
SN74LS273DWR原裝現(xiàn)貨
瀚佳科技（深圳）有限公司專業(yè)進(jìn)口電子元器件代理商
2020-8-5

DdatasheetPDF頁(yè)碼索引

P1
P2
P3
P4
P5
P6
P7
P8
P9
P10
P11
P12
P13
P14
P15
P16
P17
P18
P19
P20
P21
P22
P23
P24
P25
P26
P27
P28
P29
P30
P31
P32
P33
P34
P35
P36
P37
P38
P39
P40
P41
P42
P43
P44
P45
P46
P47
P48
P49
P50
P51
P52
P53
P54
P55
P56
P57
P58
P59
P60
P61
P62
P63
P64
P65
P66
P67
P68
P69
P70
P71
P72
P73
P74
P75
P76
P77
P78
P79
P80
P81
P82
P83
P84
P85
P86
P87
P88
P89
P90
P91
P92
P93
P94
P95
P96
P97
P98
P99
P100
P101
P102
P103