国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

GENERAL DESCRIPTION

The SAA7215HS, SAA7216HS, SAA7221H is a MPEG-2 source decoder which combines audio decoding and video decoding. Additionally to these basic MPEG functions it also provides means for enhanced graphics, background display and/or on-screen display as well as encoding of output video. Due to an optimized architecture for audio and video decoding, maximum capacity in external memory and processing power from the external CPU is available for graphics support.

FEATURES

General features

? Integrated MPEG AVGD decoder: audio, video and graphics decoding and digital video encoding

? 5 planes display chain: background colour, background plane, MPEG display plane, graphics plane and cursor plane

? 16-Mbit or 32-Mbit external Synchronous DRAM (SDRAM) for MPEG audio and video decoding and graphics data storage

? Single or double external SDRAM organized as 1 M × 16 or 2 × 1 M × 16 (two independent 16-bit data bus) interfacing at 81 MHz. Due to efficient memory use in MPEG decoding, more than 1 Mbit is available for

graphics in the single SDRAM configuration where as 17 Mbits are available in the double SDRAM configuration.

? All basic operations of the AVGD decoder are possible in both 16- and 32-Mbit configuration; enhanced

performance is achieved by the use of 32-Mbit external SDRAM

? Targeted to BSkyB 3.0 and Canal+ basic box and web box specifications

? Fast 16-bit data + 22-bit address synchronous or asynchronous interface with external controller at up to

40.5 MHz

? Dedicated input for compressed audio and video in Packetized Elementary Stream (PES) or Elementary

Stream (ES) in byte wide or bit serial format. Accompanying strobe signals distinguish between audio

and video data. Transport stream error correction available.

? Audio and/or video can also be input via the CPU interface in PES or ES in 8 or 16-bit parallel format

? Single 27 or 40.5 MHz external clock for time base reference and internal processing. Internal system time

base at 90 kHz can be synchronized via CPU port. All required decoding and presentation clocks are generated internally.

? Flexible memory allocation under control of the external CPU enables optimized partitioning of memory for

different tasks

? Optimum compatibility with T-MIPS controller family (SAA7214, SAA7219 and successors)

? Boundary scan testing implemented

? External SDRAM self test

? Supply voltage: 3.3 V; package: SQFP208.