国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

8-Bit Serlal-In, Parallel-Out Shift

Registers with Storage

Choice of 3-State ('LS595) or

Open-Collector ('LS596) Parallel Outputs

Shift Register Has Direct Clear

Accurate Shift Frequency:

DC to 20 MHz

description

These devices each contain an 8-bit serial-in,

parallel-out shift register that feeds an 8-bit D-type

storage register. The Storage register has parallel

3-state ({'LS595} or open-collector {‘LS536! outputs.

Separate clocks are provided for both the shift register

and the storage register. The shift register has a

direct-overriding clear, serial input, and serial output

pins for cascading.

Both the shift register and storage register clocks are

positive-edge triggered. If the user wishes 10 connect

both clocks together, the shift register state will always

be one clock pulse ahead of the storage register.