国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

Meets or Exceeds the Requirements of

TIA/EIA-232-F and ITU Recommendation

V.28

Single Chip With Easy Interface Between

UART and Serial-Port Connector

Less Than 9-mW Power Consumption

Wide Driver Supply Voltage . . . 4.5 V to

13.2 V

Driver Output Slew Rate Limited to

30 V/ms Max

Receiver Input Hysteresis . . . 1100 mV Typ

Push-Pull Receiver Outputs

On-Chip Receiver 1-ms Noise Filter

Functionally Interchangeable With Texas

Instruments SN75185

Operates Up to 120 kbit/s Over a 3-Meter

Cable (See Application Information for

Conditions)

description

The SN75C185 is a low-power BiMOS device containing three independent drivers and five receivers that are

used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). Typically, the

SN75C185 replaces one SN75188 and two SN75189 devices. This device conforms to TIA/EIA-232-F. The

drivers and receivers of the SN75C185 are similar to those of the SN75C188 and SN75C189A, respectively.

The drivers have a controlled output slew rate that is limited to a maximum of 30 V/ms, and the receivers have

filters that reject input noise pulses that are shorter than 1 ms. Both these features eliminate the need for external

components.

The SN75C185 uses the low-power BiMOS technology. In most applications, the receivers contained in this

device interface to single inputs of peripheral devices such as ACEs, UARTS, or microprocessors. By using

sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not

the case, or for other uses, it is recommended that the SN75C185 receiver outputs be buffered by single Schmitt

input gates or single gates of the HCMOS, ALS, or 74F logic families.

The SN75C185 is characterized for operation from 0°C to 70°C.