国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:SN74LVTH16835DGGR.B > SN74LVTH16835DGGR.B詳情

SN74LVTH16835DGGR.B中文資料

廠家型號

SN74LVTH16835DGGR.B

文件大小

1063.56Kbytes

頁面數(shù)量

14

功能描述

3.3-V ABT 18-BIT UNIVERSAL BUS DRIVERS WITH 3-STATE OUTPUTS

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

SN74LVTH16835DGGR.B數(shù)據(jù)手冊規(guī)格書PDF詳情

Members of the Texas Instruments

WidebusE Family

State-of-the-Art Advanced BiCMOS

Technology (ABT) Design for 3.3-V

Operation and Low Static-Power

Dissipation

Support Mixed-Mode Signal Operation

(5-V Input and Output Voltages With

3.3-V VCC)

Support Unregulated Battery Operation

Down to 2.7 V

Typical VOLP (Output Ground Bounce)

< 0.8 V at VCC = 3.3 V, TA = 25°C

Ioff and Power-Up 3-State Support Hot

Insertion

Bus Hold on Data Inputs Eliminates the

Need for External Pullup/Pulldown

Resistors

Distributed VCC and GND Pin Configuration

Minimizes High-Speed Switching Noise

Flow-Through Architecture Optimizes PCB

Layout

Latch-Up Performance Exceeds 500 mA Per

JESD 17

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

Package Options Include Plastic Shrink

Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages and 380-mil

Fine-Pitch Ceramic Flat (WD) Package

Using 25-mil Center-to-Center Spacings

description

The ’LVTH16835 devices are 18-bit universal bus drivers designed for low-voltage (3.3-V) VCC operation, but

with the capability to provide a TTL interface to a 5-V system environment.

Data flow from A to Y is controlled by the output-enable (OE) input. These devices operate in the transparent

mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high

or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of the clock.

When OE is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.

However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;

the minimum value of the resistor is determined by the current-sinking capability of the driver.

更新時間:2025-9-22 15:32:00
供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
Texas Instruments
24+
56-SSOP
65300
一級代理/放心采購
TI
20+
SSOP-56
1001
就找我吧!--邀您體驗(yàn)愉快問購元件!
TI
22+
56SSOP
9000
原廠渠道,現(xiàn)貨配單
TI
2023+
3000
進(jìn)口原裝現(xiàn)貨
Texas Instruments(德州儀器)
24+
56-BSSOP (0.295, 7.50mm Width
690000
代理渠道/支持實(shí)單/只做原裝
TI
24+
SSOP56
635
TI
25+
SSOP56
4690
百分百原裝正品 真實(shí)公司現(xiàn)貨庫存 本公司只做原裝 可
TI
25+
SSOP56
4500
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售!
TI
24+/25+
15
原裝正品現(xiàn)貨庫存價優(yōu)
TI/德州儀器
2447
TSSOP
100500
一級代理專營品牌!原裝正品,優(yōu)勢現(xiàn)貨,長期排單到貨