位置:SN74LVTH162245DLR.B > SN74LVTH162245DLR.B詳情
SN74LVTH162245DLR.B中文資料
SN74LVTH162245DLR.B數(shù)據(jù)手冊(cè)規(guī)格書PDF詳情
FEATURES
· Members of the Texas Instruments Widebus?
Family
· A-Port Outputs Have Equivalent 22-W Series
Resistors, So No External Resistors Are
Required
· Support Mixed-Mode Signal Operation (5-V
Input and Output Voltages With 3.3-V VCC)
· Support Unregulated Battery Operation Down
to 2.7 V
· Typical VOLP (Output Ground Bounce) <0.8 V
at VCC = 3.3 V, TA = 25°C
· Ioff and Power-Up 3-State Support Hot
Insertion
· Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
· Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
· Flow-Through Architecture Optimizes PCB
Layout
· Latch-Up Performance Exceeds 500 mA Per
JESD 17
· ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
The 'LVTH162245 devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage
(3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.
These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data
transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the
direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses
are effectively isolated.
The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port
outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits
data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when
the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic
HIGH or LOW level applied to prevent excess ICC and ICCZ.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown
resistors with the bus-hold circuitry is not recommended.
The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22-W series resistors
to reduce overshoot and undershoot.
When VCC is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.
However, to ensure the high-impedance state above 1.5 V, OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the driver.
These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry
disables the outputs, preventing damaging current backflow through the devices when they are powered down.
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,
which prevents driver conflict.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI/德州儀器 |
23+ |
SSOP48 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
TI/德州儀器 |
24+ |
SSOP48 |
60000 |
||||
TI/德州儀器 |
2022+ |
SSOP-48 |
8000 |
只做原裝支持實(shí)單,有單必成。 |
|||
TI/德州儀器 |
2023+ |
SSOP-48 |
50000 |
AI智能識(shí)別、工業(yè)、汽車、醫(yī)療方案LPC批量及配套一站 |
|||
TI/德州儀器 |
24+ |
SSOP |
5000 |
只做原裝正品現(xiàn)貨 |
|||
TI/德州儀器 |
24+ |
SSOP |
6000 |
只做原裝,歡迎詢價(jià),量大價(jià)優(yōu) |
|||
TI/德州儀器 |
24+ |
SSOP |
6000 |
全新原裝,一手貨源,全場(chǎng)熱賣! |
|||
TI |
05+ |
100 |
原裝正品 |
||||
TI德州儀器 |
22+ |
24000 |
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu) |
||||
TEXAS |
24+ |
BGA |
6868 |
原裝現(xiàn)貨,可開13%稅票 |
SN74LVTH162245DLR.B 資料下載更多...
SN74LVTH162245DLR.B 芯片相關(guān)型號(hào)
- SN74LVTH162245DL
- SN74LVTH162245DL.B
- SN74LVTH162245DLG4
- SN74LVTH162245DLR
- SN74LVTH162245KR
- TL1454ACDB
- TL7726CDR
- TL7726CDR.A
- TLC25L2ACP
- TLC25L2ACPW
- TLC25L2B
- TLC25L2BCD
- TLC25L4A
- TLC25L4ACD
- TLC25L4ACN
- TLC25L4BCN
- TLC25L4CD
- TLC25L4CD.A
- TLV2302ID
- TLV2302ID.A
- TLV2302IDGK
- TLV2302IDGK.A
- TLV2302IDGKR
- TLV2302IDGKR.A
- TLV2302IDR
- TLV2302IDR.A
- TLV2324IPWLE
- TLV2324IPWR
- TLV2324IPWR.A
Datasheet數(shù)據(jù)表PDF頁(yè)碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104