位置:SN74LVCZ161284AGR.A > SN74LVCZ161284AGR.A詳情
SN74LVCZ161284AGR.A中文資料
SN74LVCZ161284AGR.A數(shù)據(jù)手冊規(guī)格書PDF詳情
FEATURES
· Power-On Reset (POR) Prevents Printer
Errors When Printer Is Turned On, But No
Valid Signal Is at Pins A9–A13
· Operates From 3 V to 3.6 V
· 1.4-kW Pullup Resistors Integrated on All
Open-Drain Outputs Eliminate the Need for
Discrete Resistors
· Designed for IEEE Std 1284-I (Level-1 Type)
and IEEE Std 1284-II (Level-2 Type) Electrical
Specifications
· Flow-Through Architecture Optimizes PCB
Layout
· Ioff and Power-Up 3-State Support Hot
Insertion
· Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
· ESD Protection Exceeds JESD 22
– 4000-V Human-Body Model (A114-A)
– 350-V Machine Model (A115-A)
– 1500-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
The SN74LVCZ161284A is designed for 3-V to 3.6-V
VCC operation. This device provides asynchronous
two-way communication between data buses. The
control-function implementation minimizes external
timing requirements.
is high and in the B-to-A direction when DIR is low. This device also has five drivers that drive the cable side and
four receivers. The SN74LVCZ161284A has one receiver dedicated to the HOST LOGIC line and a driver to
drive the PERI LOGIC line.
The output drive mode is determined by the high-drive (HD) control pin. When HD is high, the outputs are in a
totem-pole configuration and in an open-drain configuration when HD is low. This meets the drive requirements
as specified in the IEEE Std 1284-I (level-1 type) and IEEE Std 1284-II (level-2 type) parallel peripheral-interface
specifications. Except for HOST LOGIC IN and peripheral logic out (PERI LOGIC OUT), all cable-side pins have
a 1.4-kW integrated pullup resistor. The pullup resistor is switched off if the associated output driver is in the low
state or if the output voltage is above VCC CABLE. If VCC CABLE is off, PERI LOGIC OUT is set to low.
The device has two supply voltages. VCC is designed for 3-V to 3.6-V operation. VCC CABLE supplies the inputs
and output buffers of the cable side only and is designed for 3-V to 3.6-V and for 4.7-V to 5.5-V operation. Even
when VCC CABLE is 3 V to 3.6 V, the cable-side I/O pins are 5-V tolerant.
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI |
16+ |
TSSOP-48 |
8000 |
原裝現(xiàn)貨請來電咨詢 |
|||
TI |
24+ |
TSSOP-48 |
90000 |
一級代理商進口原裝現(xiàn)貨、假一罰十價格合理 |
|||
TI/德州儀器 |
23+ |
16 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
TI/德州儀器 |
24+ |
TSSOP-48 |
25540 |
鄭重承諾只做原裝進口現(xiàn)貨 |
|||
TI/德州儀器 |
24+ |
TSSOP48 |
60000 |
||||
TI/德州儀器 |
24+ |
TSSOP48 |
42000 |
只做原裝進口現(xiàn)貨 |
|||
TI德州儀器 |
22+ |
24000 |
原裝正品現(xiàn)貨,實單可談,量大價優(yōu) |
||||
TI |
24+ |
5000 |
自己現(xiàn)貨 |
||||
TI |
24+ |
TSSOP-48 |
5632 |
公司原廠原裝現(xiàn)貨假一罰十!特價出售!強勢庫存! |
|||
TI |
25+ |
TSSOP48 |
4690 |
百分百原裝正品 真實公司現(xiàn)貨庫存 本公司只做原裝 可 |
SN74LVCZ161284AGR.A 資料下載更多...
SN74LVCZ161284AGR.A 芯片相關型號
- 01032_CE11
- 01032_CE14
- 01032_CE21
- 01032_CE41
- 01032_CE42
- 01032_CE44
- 47LV-140R-M2
- 47LV-140R-M2SLASHQ
- 47LV-140R-P
- 47LV-140R-RSLASHQ
- 5962-9689301QXA
- 602BP
- 74LVCH16652ADGGRG4.B
- ISO7631FMDWR.A
- ISO7631FMDWR.B
- LM48556
- M2SBS-314-M2
- M2SBS-314-M2SLASHCE
- M2SBS-314-M2SLASHN
- M2SBS-314-M2SLASHQ
- M2SBS-314-M2SLASHUL
- M2SBS-314-P
- M2SBS-314-PSLASHCE
- M2SBS-314-PSLASHN
- M2SBS-314-PSLASHQ
- M2SBS-314-PSLASHUL
- SN74LVCZ161284AGR
- SNJ55976A1WD
- SNJ55976A1WD.A
Datasheet數(shù)據(jù)表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104