国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

FEATURES

· Member of the Texas Instruments Widebus?

Family

· UBT? Transceiver Combines D-Type Latches

and D-Type Flip-Flops for Operation in

Transparent, Latched, Clocked, and

Clock-Enabled Modes

· TI-OPC? Circuitry Limits Ringing on

Unevenly Loaded Backplanes

· OEC? Circuitry Improves Signal Integrity and

Reduces Electromagnetic Interference

· Bidirectional Interface Between GTLP Signal

Levels and LVTTL Logic Levels

· LVTTL Interfaces Are 5-V Tolerant

· Medium-Drive GTLP Outputs (50 mA)

· LVTTL Outputs (–24 mA/24 mA)

· GTLP Rise and Fall Times Designed for

Optimal Data-Transfer Rate and Signal

Integrity in Distributed Loads

· Ioff, Power-Up 3-State, and BIAS VCC Support

Live Insertion

· Bus Hold on A-Port Data Inputs

· Distributed VCC and GND Pins Minimize

High-Speed Switching Noise

· Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

· ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

The SN74GTLPH16912 is a medium-drive, 18-bit UBT? transceiver that provides LVTTL-to-GTLP and

GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of

data transfer. The device provides a high-speed interface between cards operating at LVTTL logic levels and a

backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL)

backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels,

improved differential input, OEC? circuitry, and TI-OPC? circuitry. Improved GTLP OEC and TI-OPC circuits

minimize bus-settling time and have been designed and tested using several backplane models. The medium

drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 W.

GTLP is the Texas Instruments (TI?) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard

JESD 8-3. The ac specification of the SN74GTLPH16912 is given only at the preferred higher noise-margin

GTLP, but the user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or GTLP

(VTT = 1.5 V and VREF = 1 V) signal levels.