国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

Eight D-Type Flip-Flops in a Single

Package

3-State Bus-Driving True Outputs

Full Parallel Access for Loading

Buffered Control Inputs

Package Options Include Plastic

Small-Outline Packages and Standard

Plastic 300-mil DIPs

description

This 8-bit flip-flop features 3-state outputs

designed specifically for driving highly capacitive

or relatively low-impedance loads. It is particularly

suitable for implementing buffer registers, I/O

ports, bidirectional bus drivers, and working

registers.

The eight flip-flops of the SN74F574 are edge-triggered D-type flip-flops. On the positive transition of the clock

(CLK) input, the Q outputs will be set to the logic levels that were set up at the data (D) inputs.

A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus

lines without need for interface or pullup components.

The output enable (OE) does not affect the internal operations of the flip-flops. Old data can be retained or new

data can be entered while the outputs are in the high-impedance state.

The SN74F574 is characterized for operation from 0°C to 70°C.