位置:SN74F161ADR.A > SN74F161ADR.A詳情
SN74F161ADR.A中文資料
SN74F161ADR.A數(shù)據(jù)手冊(cè)規(guī)格書(shū)PDF詳情
Internal Look-Ahead Circuitry for Fast
Counting
Carry Output for N-Bit Cascading
Fully Synchronous Operation for Counting
description
This synchronous, presettable, 4-bit binary
counter has internal carry look-ahead circuitry
for use in high-speed counting designs.
Synchronous operation is provided by having all
flip-flops clocked simultaneously so that the
outputs change coincident with each other when
so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the
output counting spikes that are normally associated with asynchronous (ripple-clock) counters. However,
counting spikes can occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four
flip-flops on the rising (positive-going) edge of CLK.
This counter is fully programmable. That is, it can be preset to any number between 0 and 15. Because
presetting is synchronous, a low logic level at the load (LOAD) input disables the counter and causes the outputs
to agree with the setup data after the next clock pulse, regardless of the levels of ENP and ENT.
The clear function is asynchronous, and a low logic level at the clear (CLR) input sets all four of the flip-flop
outputs to low, regardless of the levels of CLK, LOAD, ENP, and ENT.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications, without
additional gating. This function is implemented by the ENP and ENT inputs and an RCO output. Both ENP and
ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a
high-logic-level pulse while the count is 15 (HHHH). The high-logic-level overflow ripple-carry pulse can be used
to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.
The SN74F161A features a fully independent clock circuit. Changes at ENP, ENT, or LOAD that modify the
operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter
(whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold
times.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI |
24+ |
SOIC16 |
559 |
||||
TI |
25+ |
SOIC16 |
4690 |
百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可 |
|||
TI |
25+ |
SOIC16 |
4500 |
全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷(xiāo)售! |
|||
TI |
24+ |
SOIC16 |
507 |
只做原裝,歡迎詢價(jià),量大價(jià)優(yōu) |
|||
TI |
24+ |
SOP163.9 |
5000 |
只做原裝公司現(xiàn)貨 |
|||
TI/德州儀器 |
23+ |
SOP-16 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
最新 |
2000 |
原裝正品現(xiàn)貨 |
|||||
TI/德州儀器 |
QQ咨詢 |
CLCC |
860 |
全新原裝 研究所指定供貨商 |
|||
TI |
24+/25+ |
100 |
原裝正品現(xiàn)貨庫(kù)存價(jià)優(yōu) |
||||
TI |
2016+ |
DIP16 |
9000 |
只做原裝,假一罰十,公司可開(kāi)17%增值稅發(fā)票! |
SN74F161ADR.A 資料下載更多...
SN74F161ADR.A 芯片相關(guān)型號(hào)
- 1-1415037-1
- 1-1415075-1
- 1-1415366-1
- 1-1415526-1
- 229SLASH230
- LB1603PSN
- SN74F161AD
- SN74F161ADBR
- SN74F161ADR
- SN74F161AN
- SN74F161AN.A
- SN74F163AN
- SN74F163AN.A
- SN74F163ANE4
- SN74F299DW
- SN74F299DWR
- SN74F299DWR.A
- SN74F299NSR
- SN74F86D
- SN74F86DR
- SN74F86DR.A
- SN74F86DRG4
- SN74LS109AN
- SN74LS109AN.A
- SN74LS109ANE4
- SN74LS194AN
- SN74LS194AN.A
- SN74LVC1G374DBVR.B
- SN74LVC821ADWRG4.B
- SN74LVC823APWR
Datasheet數(shù)據(jù)表PDF頁(yè)碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104