国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:SN74F161ADR.A > SN74F161ADR.A詳情

SN74F161ADR.A中文資料

廠家型號(hào)

SN74F161ADR.A

文件大小

625.09Kbytes

頁(yè)面數(shù)量

20頁(yè)

功能描述

SYNCHRONOUS 4-BIT BINARY COUNTER

數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

SN74F161ADR.A數(shù)據(jù)手冊(cè)規(guī)格書(shū)PDF詳情

Internal Look-Ahead Circuitry for Fast

Counting

Carry Output for N-Bit Cascading

Fully Synchronous Operation for Counting

description

This synchronous, presettable, 4-bit binary

counter has internal carry look-ahead circuitry

for use in high-speed counting designs.

Synchronous operation is provided by having all

flip-flops clocked simultaneously so that the

outputs change coincident with each other when

so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the

output counting spikes that are normally associated with asynchronous (ripple-clock) counters. However,

counting spikes can occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four

flip-flops on the rising (positive-going) edge of CLK.

This counter is fully programmable. That is, it can be preset to any number between 0 and 15. Because

presetting is synchronous, a low logic level at the load (LOAD) input disables the counter and causes the outputs

to agree with the setup data after the next clock pulse, regardless of the levels of ENP and ENT.

The clear function is asynchronous, and a low logic level at the clear (CLR) input sets all four of the flip-flop

outputs to low, regardless of the levels of CLK, LOAD, ENP, and ENT.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications, without

additional gating. This function is implemented by the ENP and ENT inputs and an RCO output. Both ENP and

ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a

high-logic-level pulse while the count is 15 (HHHH). The high-logic-level overflow ripple-carry pulse can be used

to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

The SN74F161A features a fully independent clock circuit. Changes at ENP, ENT, or LOAD that modify the

operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter

(whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold

times.

更新時(shí)間:2025-9-21 15:30:00
供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
TI
24+
SOIC16
559
TI
25+
SOIC16
4690
百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可
TI
25+
SOIC16
4500
全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷(xiāo)售!
TI
24+
SOIC16
507
只做原裝,歡迎詢價(jià),量大價(jià)優(yōu)
TI
24+
SOP163.9
5000
只做原裝公司現(xiàn)貨
TI/德州儀器
23+
SOP-16
50000
全新原裝正品現(xiàn)貨,支持訂貨
最新
2000
原裝正品現(xiàn)貨
TI/德州儀器
QQ咨詢
CLCC
860
全新原裝 研究所指定供貨商
TI
24+/25+
100
原裝正品現(xiàn)貨庫(kù)存價(jià)優(yōu)
TI
2016+
DIP16
9000
只做原裝,假一罰十,公司可開(kāi)17%增值稅發(fā)票!