国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:SN74ALVCH16601DL.B > SN74ALVCH16601DL.B詳情

SN74ALVCH16601DL.B中文資料

廠家型號(hào)

SN74ALVCH16601DL.B

文件大小

590.25Kbytes

頁(yè)面數(shù)量

18頁(yè)

功能描述

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

SN74ALVCH16601DL.B數(shù)據(jù)手冊(cè)規(guī)格書(shū)PDF詳情

FEATURES

· Member of the Texas Instruments Widebus?

Family

· UBT? (Universal Bus Transceiver) Combines

D-Type Latches and D-Type Flip-Flops for

Operation in Transparent, Latched, Clocked,

or Clock-Enabled Modes

· EPIC? (Enhanced-Performance Implanted

CMOS) Submicron Process

· ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

· Latch-Up Performance Exceeds 250 mA Per

JESD 17

· Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

· Package Options Include Plastic 300-mil

Shrink Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages

DESCRIPTION

This 18-bit universal bus transceiver is designed for

1.65-V to 3.6-V VCC operation.

The SN74ALVCH16601 combines D-type latches and

D-type flip-flops to allow data flow in transparent,

latched, and clocked modes.

Data flow in each direction is controlled by

output-enable (OEAB and OEBA), latch-enable

(LEAB and LEBA), and clock (CLKAB and CLKBA)

inputs. The clock can be controlled by the

clock-enable (CLKENAB and CLKENBA) inputs. For

A-to-B data flow, the device operates in the

transparent mode when LEAB is high. When LEAB is

low, the A data is latched if CLKAB is held at a high

or low logic level. If LEAB is low, the A data is stored

in the latch/flip-flop on the low-to-high transition of

CLKAB. Output enable OEAB is active low. When

OEAB is low, the outputs are active. When OEAB is

high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is characterized for operation from -40°C to 85°C.

更新時(shí)間:2025-9-21 15:30:00
供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
TI
24+
SSOP56
524
TI
25+
SSOP56
4690
百分百原裝正品 真實(shí)公司現(xiàn)貨庫(kù)存 本公司只做原裝 可
TEXAS
25+23+
SSOP56
28494
絕對(duì)原裝正品現(xiàn)貨,全新深圳原裝進(jìn)口現(xiàn)貨
TEXAS
19+
SSOP56
20000
1000
TEXAS
24+
SSOP56
20000
全新原廠原裝,進(jìn)口正品現(xiàn)貨,正規(guī)渠道可含稅?。?/div>
Texas Instruments
24+
56-SSOP
65300
一級(jí)代理/放心采購(gòu)
TI
20+
SSOP-56
3854
就找我吧!--邀您體驗(yàn)愉快問(wèn)購(gòu)元件!
TI/德州儀器
23+
SOP-56L
50000
全新原裝正品現(xiàn)貨,支持訂貨
TI
22+
56SSOP
9000
原廠渠道,現(xiàn)貨配單
TI
25+
SSOP56
4500
全新原裝、誠(chéng)信經(jīng)營(yíng)、公司現(xiàn)貨銷(xiāo)售!