位置:SN74ALVCH16270DLR.B > SN74ALVCH16270DLR.B詳情
SN74ALVCH16270DLR.B中文資料
SN74ALVCH16270DLR.B數(shù)據(jù)手冊規(guī)格書PDF詳情
FEATURES
· Member of the Texas Instruments Widebus?
Family
· EPIC? (Enhanced-Performance Implanted
CMOS) Submicron Process
· Bus Hold on Data Inputs Eliminates the Need
for External Pullup/Pulldown Resistors
· ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)
· Latch-Up Performance Exceeds 250 mA Per
JESD 17
· Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages
DESCRIPTION
This 12-bit to 24-bit registered bus exchanger is
designed for 1.65-V to 3.6-V VCC operation.
The SN74ALVCH16270 is used in applications in
which data must be transferred from a narrow
high-speed bus to a wide lower-frequency bus.
The device provides synchronous data exchange
between the two ports. Data is stored in the internal
registers on the low-to-high transition of the clock
(CLK) input when the appropriate CLKEN inputs are
low. The select (SEL) line selects 1B or 2B data for
the A outputs. For data transfer in the A-to-B
direction, a two-stage pipeline is provided in the
A-to-1B path, with a single storage register in the
A-to-2B path. Proper control of the CLKENA inputs
allows two sequential 12-bit words to be presented
synchronously as a 24-bit word on the B port. Data
flow is controlled by the active-low output enables
(OEA, OEB). The control terminals are registered to
synchronize the bus-direction changes with CLK.
To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as
possible, and OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined
by the current-sinking capability of the driver. Due to OE being routed through a register, the active state of the
outputs cannot be determined prior to the arrival of the first clock pulse.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH16270 is characterized for operation from -40°C to 85°C.
供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI德州儀器 |
22+ |
24000 |
原裝正品現(xiàn)貨,實(shí)單可談,量大價優(yōu) |
||||
TI |
24+ |
TSSOP-48P |
289 |
||||
TI |
25+ |
TSSOP |
1009 |
百分百原裝正品 真實(shí)公司現(xiàn)貨庫存 本公司只做原裝 可 |
|||
TEXASINSTRU |
24+ |
原封裝 |
1744 |
原裝現(xiàn)貨假一罰十 |
|||
Texas Instruments |
24+ |
56-TSSOP |
65300 |
一級代理/放心采購 |
|||
TI |
20+ |
SSOP-56 |
2854 |
就找我吧!--邀您體驗(yàn)愉快問購元件! |
|||
TI(德州儀器) |
2021+ |
TSSOP-56 |
499 |
||||
TI/德州儀器 |
23+ |
TSSOP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
TI |
22+ |
56TSSOP |
9000 |
原廠渠道,現(xiàn)貨配單 |
|||
TI |
25+ |
TSSOP56 |
4500 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售! |
SN74ALVCH16270DLR.B 資料下載更多...
SN74ALVCH16270DLR.B 芯片相關(guān)型號
- 74AC11008N
- 74AC11008N.A
- LTM4650EY-2#PBF
- LTM4650IY-2
- LTM4650IY-2#PBF
- R8011KNZ4
- SN74ALVC7806-25DL
- SN74ALVC7806-25DL.A
- SN74ALVC7806-40DL
- SN74ALVC7806-40DL.A
- SN74ALVC7814-40DL
- SN74ALVC7814-40DL.A
- SN74ALVCF162834DL
- SN74ALVCH16270DL
- SN74ALVCH16270DL.B
- SN74ALVCH16270DLR
- SN74ALVCH16334DL
- SN74ALVCH16334DL.B
- SN74ALVCH16524DL
- SN74ALVCH16524DL.B
- SN74ALVCH16903DL
- SN74ALVCH16903DL.B
- SN74LVT16646DLR
- SN74LVU04A
- SN74LVU04A-Q1
- SN74LVU04AQPWRG4Q1
- SN74LVU04AQPWRG4Q1.A
- UA9639CP
- UA9639CP.A
- V62SLASH04694-01XE
Datasheet數(shù)據(jù)表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104