国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:SN74ALVCH16260DL.B > SN74ALVCH16260DL.B詳情

SN74ALVCH16260DL.B中文資料

廠家型號

SN74ALVCH16260DL.B

文件大小

584.82Kbytes

頁面數(shù)量

18

功能描述

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

SN74ALVCH16260DL.B數(shù)據(jù)手冊規(guī)格書PDF詳情

FEATURES

· Member of the Texas Instruments Widebus?

Family

· EPIC? (Enhanced-Performance Implanted

CMOS) Submicron Process

· ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

· Latch-Up Performance Exceeds 250 mA Per

JESD 17

· Bus Hold on Data Inputs Eliminates the Need

for External Pullup/Pulldown Resistors

· Package Options Include Plastic Shrink

Small-Outline (DL) and Thin Shrink

Small-Outline (DGG) Packages

DESCRIPTION

This 12-bit to 24-bit multiplexed D-type latch is

designed for 1.65-V to 3.6-V VCC operation.

The SN74ALVCH16260 is used in applications in

which two separate data paths must be multiplexed

onto, or demultiplexed from, a single data path.

Typical applications include multiplexing and/or

demultiplexing address and data information in

microprocessor or bus-interface applications. This

device also is useful in memory-interleaving

applications.

Three 12-bit I/O ports (A1-A12, 1B1-1B12, and

2B1-2B12) are available for address and/or data

transfer. The output-enable (OE1B, OE2B, and OEA)

inputs control the bus transceiver functions. The

OE1B and OE2B control signals also allow bank

control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B,

LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is

transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched

until the latch-enable input is returned high.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16260 is characterized for operation from -40°C to 85°C.

更新時(shí)間:2025-9-22 10:02:00
供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價(jià)格
TI
24+
SSOP56
559
TI
25+
SSOP56
4690
百分百原裝正品 真實(shí)公司現(xiàn)貨庫存 本公司只做原裝 可
Texas Instruments
24+
56-SSOP
56200
一級代理/放心采購
TI
20+
SSOP-56
1001
就找我吧!--邀您體驗(yàn)愉快問購元件!
TI
22+
56SSOP
9000
原廠渠道,現(xiàn)貨配單
TI
25+
SSOP56
4500
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售!
Texas Instruments(德州儀器)
24+
56-BSSOP (0.295, 7.50mm Width
690000
代理渠道/支持實(shí)單/只做原裝
Texas Instruments
25+
56-BSSOP(0.295 7.50mm 寬)
9350
獨(dú)立分銷商 公司只做原裝 誠心經(jīng)營 免費(fèi)試樣正品保證
TI
2025+
SSOP-56
16000
原裝優(yōu)勢絕對有貨
TI
24+
SSOP56
547
只做原裝,歡迎詢價(jià),量大價(jià)優(yōu)