位置:SN74ALS232BN.A > SN74ALS232BN.A詳情
SN74ALS232BN.A中文資料
SN74ALS232BN.A數(shù)據(jù)手冊規(guī)格書PDF詳情
Independent Asynchronous Inputs and
Outputs
16 Words by 4 Bits
Data Rates up to 40 MHz
Fall-Through Time 14 ns Typical
3-State Outputs
Package Options Include Plastic
Small-Outline Package (DW), Plastic Chip
Carriers (FN), and Standard Plastic 300-mil
DIPs (N)
description
This 64-bit memory features high speed and fast
fall-through times. It is organized as 16 words by
4 bits.
A first-in, first-out (FIFO) memory is a storage
device that allows data to be written into and read
from its array at independent data rates. This
FIFO is designed to process data at rates up to
40 MHz in a bit-parallel format, word by word.
Data is written into memory on a low-to-high
transition at the load-clock (LDCK) input and is
read out on a low-to-high transition at the
unload-clock (UNCK) input. The memory is full
when the number of words clocked in exceeds by
16 the number of words clocked out. When the
memory is full, LDCK signals have no effect on the
data residing in memory. When the memory is
empty, UNCK signals have no effect.
Status of the FIFO memory is monitored by the FULL and EMPTY output flags. The FULL output is low when
the memory is full and high when it is not full. The EMPTY output is low when the memory is empty and high
when it is not empty.
A low level on the reset (RST) input resets the internal stack-control pointers and also sets EMPTY low and sets
FULL high. The Q outputs are not reset to any specific logic level. The first low-to-high transition on LDCK, after
either a RST pulse or from an empty condition, causes EMPTY to go high and the data to appear on the
Q outputs. It is important to note that the first word does not have to be unloaded. Data outputs are noninverting
with respect to the data inputs and are at high impedance when the output-enable (OE) input is low. OE does
not affect the FULL or EMPTY output flags. Cascading is easily accomplished in the word-width direction but
is not possible in the word-depth direction.
The SN74ALS232B is characterized for operation from 0°C to 70°C.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI/德州儀器 |
23+ |
DIP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
TI/德州儀器 |
23+ |
DIP20 |
11200 |
原廠授權(quán)一級(jí)代理、全球訂貨優(yōu)勢渠道、可提供一站式BO |
|||
Rochester |
25+ |
電聯(lián)咨詢 |
7800 |
公司現(xiàn)貨,提供拆樣技術(shù)支持 |
|||
TI |
24+ |
SOIC20 |
38 |
||||
TI |
25+ |
SOIC20 |
4690 |
百分百原裝正品 真實(shí)公司現(xiàn)貨庫存 本公司只做原裝 可 |
|||
TI |
25+ |
SOIC20 |
4500 |
全新原裝、誠信經(jīng)營、公司現(xiàn)貨銷售! |
|||
TI |
23+ |
SOP14 |
5000 |
原裝正品,假一罰十 |
|||
TI |
23+ |
406 |
40978 |
公司原裝現(xiàn)貨!主營品牌!可含稅歡迎查詢 |
|||
24+ |
N/A |
72000 |
一級(jí)代理-主營優(yōu)勢-實(shí)惠價(jià)格-不悔選擇 |
||||
TI |
24+/25+ |
550 |
原裝正品現(xiàn)貨庫存價(jià)優(yōu) |
SN74ALS232BN.A 資料下載更多...
SN74ALS232BN.A 芯片相關(guān)型號(hào)
- 1398
- 1398222
- G6BK-2214P-1-US
- LE1-D123N7
- LE1-D123U7
- LE1-D253N7
- LE1-D253U7
- PCM1609A
- SN74ALS232BN
- SN74ALS29821
- SN74ALS29821DW
- SN74ALS29821DW.A
- SN74ALS29827DW
- SN74ALS29827DW.A
- SN74AUC1G240DCKR
- SN74AUC1G240DCKR.B
- SN74AUC1G240YZPR
- SN74AUC2G240DCTR
- SN74AUC2G240DCTR.B
- SN74AUC2G240YZPR
- SN74AVCA164245GR
- SN74AVCA164245GR.B
- SN74AVCA164245KR
- SN74AVCA164245VR
- SN74CB3T3383PWRG4.B
- SN74CBT3861PWR
- SN74CBT3861PWR.A
- URZ1E222MHD
Datasheet數(shù)據(jù)表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104