国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

1FEATURES

· Operating Range of 2 V to 5.5 V VCC

· 8-Bit Inverting/Non-Inverting Outputs

· 20-Pin Thin Shrink Small-Outline Package

[TSSOP (PW)] and 20-Pin Plastic Dual-In-Line

Package [PDIP (N)]

DESCRIPTION

The SN74AHC8541 8-bit inverting/non-inverting buffers are ideal for driving bus lines or buffer memory address

registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit

board layout.

All outputs are in the high-impedance state (disabled) when the output-enable (OE) input is high. When OE is

low, the respective gate passes the data from the D input to its Y output.

The T/C input selects inverting or non-inverting data transfer. When the T/C input is high, it provides

non-inverting buffers. When the T/C input is low, it provides inverting buffers when they are not in the

high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.