位置:SN74ABT16601DL.B > SN74ABT16601DL.B詳情
SN74ABT16601DL.B中文資料

廠(chǎng)家型號(hào) | SN74ABT16601DL.B |
文件大小 | 603.31Kbytes |
頁(yè)面數(shù)量 | 17頁(yè) |
功能描述 | 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
數(shù)據(jù)手冊(cè) | |
生產(chǎn)廠(chǎng)商 | TI2 |
SN74ABT16601DL.B數(shù)據(jù)手冊(cè)規(guī)格書(shū)PDF詳情
Members of the Texas Instruments
WidebusE Family
State-of-the-Art EPIC-IIBE BiCMOS Design
Significantly Reduces Power Dissipation
UBT E (Universal Bus Transceiver)
Combines D-Type Latches and D-Type
Flip-Flops for Operation in Transparent,
Latched, Clocked, or Clock-Enabled Mode
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
Typical VOLP (Output Ground Bounce)
< 0.8 V at VCC = 5 V, TA = 25°C
Flow-Through Architecture Optimizes PCB
Layout
Package Options Include Plastic 300-mil
Shrink Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages and 380-mil
Fine-Pitch Ceramic Flat (WD) Package
Using 25-mil Center-to-Center Spacings
description
These 18-bit universal bus transceivers combine
D-type latches and D-type flip-flops to allow data
flow in transparent, latched, clocked, and
clock-enabled modes.
Data flow in each direction is controlled by
output-enable (OEAB and OEBA), latch-enable
(LEAB and LEBA), and clock (CLKAB and
CLKBA) inputs. The clock can be controlled by the
clock-enable (CLKENAB and CLKENBA) inputs.
For A-to-B data flow, the device operates in the
transparent mode when LEAB is high. When
LEAB is low, the A data is latched if CLKAB is held
at a high or low logic level. If LEAB is low, the
A data is stored in the latch/flip-flop on the
low-to-high transition of CLKAB. Output enable
OEAB is active low. When OEAB is low, the
outputs are active. When OEAB is high, the
outputs are in the high-impedance state.
Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN54ABT16601 is characterized for operation over the full military temperature range of –55°C to 125°C.
The SN74ABT16601 is characterized for operation from –40°C to 85°C.
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
TI |
24+ |
3000 |
自己現(xiàn)貨 |
||||
Texas Instruments |
24+ |
56-SSOP |
65300 |
一級(jí)代理/放心采購(gòu) |
|||
TI |
20+ |
SSOP-56 |
932 |
就找我吧!--邀您體驗(yàn)愉快問(wèn)購(gòu)元件! |
|||
TI(德州儀器) |
2021+ |
SSOP-56 |
499 |
||||
TI/德州儀器 |
23+ |
SSOP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
TI |
22+ |
56SSOP |
9000 |
原廠(chǎng)渠道,現(xiàn)貨配單 |
|||
SN74ABT16601DLR |
6877 |
6877 |
|||||
TI/德州儀器 |
23+ |
SSOP-56 |
11200 |
原廠(chǎng)授權(quán)一級(jí)代理、全球訂貨優(yōu)勢(shì)渠道、可提供一站式BO |
|||
TI(德州儀器) |
23+ |
SSOP-56 |
9990 |
原裝正品,支持實(shí)單 |
|||
TI |
23+ |
SSOP |
3200 |
正規(guī)渠道,只有原裝! |
SN74ABT16601DL.B 資料下載更多...
SN74ABT16601DL.B 芯片相關(guān)型號(hào)
- SN74ABT16601DGGR
- SN74ABT16601DGGR.B
- SN74ABT16601DL
- SN74ABT16601DLR
- SN74ABT16601DLR.B
- TIGM50
- TIGM51
- TIGM53
- TIGM54
- TIGM55
- TIGM56
- TIGM5A
- TIGM5B
- TIGM5D
- TIGM5E
- TIGM5F
- TIGM5G
- TLE2161A
- TLE2161ACP
- TLE2161AID
- TLE2161AIP
- TLE2161AM
- TLE2161AMJG
- TLE2161AMP
- TLE2161BMJG
- TLE2161MD
- TLE2161MFK
- TLE2161MJG
- TLE2161MP
- ZEU2-BRMBAAA0839027DU
Datasheet數(shù)據(jù)表PDF頁(yè)碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104