位置:SN65MLVD207DR.B > SN65MLVD207DR.B詳情
SN65MLVD207DR.B中文資料
SN65MLVD207DR.B數據手冊規(guī)格書PDF詳情
1FEATURES
· Low-Voltage Differential 30-Ω to 55-Ω Line
Drivers and Receivers for Signaling Rates(1)
Up to 200 Mbps
· Type-1 Receivers Incorporate 25 mV of
Hysteresis
· Type-2 Receivers Provide an Offset (100 mV)
Threshold to Detect Open-Circuit and Idle-Bus
Conditions
· Meets or Exceeds the M-LVDS Standard
TIA/EIA-899 for Multipoint Data Interchange
· Controlled Driver Output Voltage Transition
Times for Improved Signal Quality
· -1 V to 3.4 V Common-Mode Voltage Range
Allows Data Transfer With 2 V of Ground Noise
· Bus Pins High Impedance When Disabled or
VCC ≤ 1.5 V
· 100-Mbps Devices Available (SN65MLVD200A,
202A, 204A, 205A)
· M-LVDS Bus Power Up/Down Glitch Free
The signaling rate of a line, is the number of voltage transitions
that are made per second expressed in the units bps (bits per
second).
APPLICATIONS
· Low-Power High-Speed Short-Reach
Alternative to TIA/EIA-485
· Backplane or Cabled Multipoint Data and
Clock Transmission
· Cellular Base Stations
· Central-Office Switches
· Network Switches and Routers
DESCRIPTION
The SN65MLVD201, 203, 206, and 207 are
multipoint-low-voltage differential (M-LVDS) line
drivers and receivers, which are optimized to operate at signaling rates up to 200 Mbps. All parts comply
with the multipoint low-voltage differential signaling
(M-LVDS) standard TIA/EIA-899. These circuits are
similar to their TIA/EIA-644 standard compliant LVDS
counterparts, with added features to address
multipoint applications. The driver output has been
designed to support multipoint buses presenting loads as low as 30 Ω, and incorporates controlled
transition times to allow for stubs off of the backbone
transmission line.
These devices have Type-1 and Type-2 receivers
that detect the bus state with as little as 50 mV of
differential input voltage over a common-mode
voltage range of -1 V to 3.4 V. The Type-1 receivers
exhibit 25 mV of differential input voltage hysteresis
to prevent output oscillations with slowly changing
signals or loss of input. Type-2 receivers include an
offset threshold to provide a known output state
under open-circuit, idle-bus, and other faults
conditions. The devices are characterized for
operation from –40°C to 85°C.
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
TI |
24+ |
SOP14 |
52 |
||||
TI/TEXAS |
23+ |
原廠封裝 |
8931 |
||||
TI |
25+ |
SOP14 |
4500 |
百分百原裝正品 真實公司現貨庫存 本公司只做原裝 可 |
|||
TexasInstruments |
18+ |
ICM-LVDSLINEDVR/RCVR14-S |
6800 |
公司原裝現貨/歡迎來電咨詢! |
|||
Texas Instruments |
24+ |
14-SOIC |
65200 |
一級代理/放心采購 |
|||
TI |
20+ |
SOP-14 |
2500 |
就找我吧!--邀您體驗愉快問購元件! |
|||
TI |
2021+ |
60000 |
原裝現貨,歡迎詢價 |
||||
TI |
25+ |
SOP14 |
4500 |
全新原裝、誠信經營、公司現貨銷售! |
|||
TI |
23+ |
NA |
20000 |
全新原裝假一賠十 |
|||
TI |
2025+ |
SOIC-14 |
16000 |
原裝優(yōu)勢絕對有貨 |
SN65MLVD207DR.B 資料下載更多...
SN65MLVD207DR.B 芯片相關型號
- 846-068-558-201
- 846-068-558-202
- 846-068-558-203
- 846-068-558-204
- 846-068-558-802
- 846-068-558-803
- 846-068-558-804
- 846-068-558-807
- 846-068-558-808
- 846-068-558-812
- B43544E2477M080
- B43544E2477M082
- B43544E2477M087
- OABM-P-6
- OABM-P-8
- SN65MLVD207D
- SN65MLVD207D.B
- SN65MLVD207DG4
- SN65MLVD207DR
- SN65MLVD207DRG4.B
- TCS-7D-D
- TCS-7D-DSLASHBL
- TCS-7D-DSLASHBN
- YRM26F2DYCGN
- YRM26F2DYCHN
- YRM26F2DYCLN
- YRM26F2DYCNN
- YRM26F2DYGEN
- YRM26F2DYGFN
Datasheet數據表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104