国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:SN65LVDS122PWRG4.B > SN65LVDS122PWRG4.B詳情

SN65LVDS122PWRG4.B中文資料

廠家型號(hào)

SN65LVDS122PWRG4.B

文件大小

736.55Kbytes

頁(yè)面數(shù)量

23頁(yè)

功能描述

1.5-Gbps 2 ′ 2 LVDS CROSSPOINT SWITCH

數(shù)據(jù)手冊(cè)

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

SN65LVDS122PWRG4.B數(shù)據(jù)手冊(cè)規(guī)格書(shū)PDF詳情

FEATURES

· Designed for Signaling Rates (1) Up To

1.5 Gbps

· Total Jitter < 65 ps

· Pin-Compatible With SN65LVDS22 and

SN65LVDM22

· 25 mV of Receiver Input Threshold Hysteresis

Over 0-V to 4-V Common-Mode Range

· Inputs Electrically Compatible With CML,

LVPECL and LVDS Signal Levels

· Propagation Delay Times, 900 ps Maximum

· LVDT Integrates 110-W Terminating Resistor

· Offered in SOIC and TSSOP

APPLICATIONS

· 10-G (OC-192) Optical Modules

· 622-MHz Central Office Clock Distribution

· Wireless Basestations

· Low Jitter Clock Repeater/Multiplexer

· Protection Switching for Serial Backplanes

DESCRIPTION

The SN65LVDS122 and SN65LVDT122 are

crosspoint switches that use low voltage differential

signaling (LVDS) to achieve signaling rates as high

as 1.5 Gbps. They are pin-compatible speed up- grades to the SN65LVDS22 and SN65LVDM22. The

internal signal paths maintain differential signaling for

high speeds and low signal skews. These devices

have a 0-V to 4-V common-mode input range that

accepts LVDS, LVPECL, or CML inputs. Two logic

pins (S0 and S1) set the internal configuration between

the differential inputs and outputs. This allows

the flexibility to perform the following configurations:

2 x 2 crosspoint switch, 2:1 input multiplexer, 1:2

splitter or dual repeater/translator within a single

device. Additionally, SN65LVDT122 incorporates a

110-W termination resistor for those applications

where board space is a premium. Although these

devices are designed for 1.5 Gbps, some applications

at a 2-Gbps data rate can be supported depending on

loading and signal quality.

The intended application of this device is ideal for

loopback switching for diagnostic routines, fanout

buffering of clock/data distribution provide protection

in fault-tolerant systems, clock multiplexing in optical

modules, and for overall signal boosting over

extended distances.

The SN65LVDS122 and SN65LVDT122 are

characterized for operation from –40°C to 85°C.

更新時(shí)間:2025-9-21 11:00:00
供應(yīng)商 型號(hào) 品牌 批號(hào) 封裝 庫(kù)存 備注 價(jià)格
TI/德州儀器
23+
16TSSOP
50000
全新原裝正品現(xiàn)貨,支持訂貨
TI/德州儀器
2023+
TSSOP-16
65
AI智能識(shí)別、工業(yè)、汽車(chē)、醫(yī)療方案LPC批量及配套一站
TI/德州儀器
24+
16TSSOP
60000
TI/德州儀器
22+
TSSOP
12245
現(xiàn)貨,原廠原裝假一罰十!
進(jìn)口原廠原裝
25+
原廠原封可拆樣
54288
百分百原裝現(xiàn)貨 實(shí)單必成
TI德州儀器
22+
24000
原裝正品現(xiàn)貨,實(shí)單可談,量大價(jià)優(yōu)
TI
TSSOP-38
68500
一級(jí)代理 原裝正品假一罰十價(jià)格優(yōu)勢(shì)長(zhǎng)期供貨
TI
24+
原廠原封
6523
進(jìn)口原裝公司百分百現(xiàn)貨可出樣品
TI
24+
40
TI/TEXAS
23+
原廠封裝
8931