国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:SN54LS323J.A > SN54LS323J.A詳情

SN54LS323J.A中文資料

廠家型號

SN54LS323J.A

文件大小

777.89Kbytes

頁面數(shù)量

9

功能描述

8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

SN54LS323J.A數(shù)據(jù)手冊規(guī)格書PDF詳情

Multiplexed Inputs/Outputs Provide

Improved Bit Density

Four Modes of Operation:

Hold (Store) ~~ Shift Left

Shift Right Load Data

Operates with Outputs Enabled or at High Z

3-State Outputs Drive Bus Lines Directly

Can Be Cascaded for N-Bit Word Lengths

Typical Power Dissipation . . . 176 mW

Exceptionally Stable Shift (Clock)

Frequoncy .. . 25 MHz

Applications:

Stacked or Push-Down Registers,

Buffer Storage. and

Accumulator Registers

SNB4LS299 and SN74L5299 Are Similar

But Have Direct Overriding Clear

description

These Low-Power Schottky eightbit universal registers feature multiplexed inguts/outputs to achisve full sight bit data

handling in ? single 20-sin packege. Two function elect inputs and two oUTTCOMrol PUTS can be used to choose

the modes of operation listed in the function {sbla. Synchranaus peralel oading is sccompished by taking both

funcuom selec lines. SO and 1, high. This paces the threats Outputs n 3 high-impact, which permits data

thet is applied on the input/output lines o be clocked Ino the register. Reading out of 1 register can be accomplished

while the outputs are enabled in any mode. The clear function i synchronous, end a low lave 3t the clear input clears

he register on the next low-to-high transition of he clack.

更新時(shí)間:2025-9-21 15:36:00
供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價(jià)格
TI
23+
DIP
5000
原裝正品,假一罰十
TI
23+
DIP
8000
只做原裝現(xiàn)貨
TI
23+
DIP
1200
絕對全新原裝!優(yōu)勢供貨渠道!特價(jià)!請放心訂購!
MOTOROLA
23+
CDIP-14
9526
TI
24+
CDIP
6868
原裝現(xiàn)貨,可開13%稅票
TI
0820+
DIP
3300
全新原裝現(xiàn)貨100真實(shí)自己公司
TI
25+
金封圓帽
18000
原廠直接發(fā)貨進(jìn)口原裝
A
24+
DIP-14
305
TI
17+
DIP14
6200
100%原裝正品現(xiàn)貨
TI
25+
CDIP14
2500
百分百原裝正品 真實(shí)公司現(xiàn)貨庫存 本公司只做原裝 可