位置:DS92LV18TVVSLASHNOPB.A > DS92LV18TVVSLASHNOPB.A詳情
DS92LV18TVVSLASHNOPB.A中文資料
DS92LV18TVVSLASHNOPB.A數(shù)據(jù)手冊規(guī)格書PDF詳情
1FEATURES
2? 15–66 MHz 18:1/1:18 Serializer/Deserializer
(2.376 Gbps Full Duplex Throughput)
? Independent Transmitter and Receiver
Operation with Separate Clock, Enable, and
Power Down Pins
? Hot Plug Protection (Power Up High
Impedance) and Synchronization (Receiver
Locks to Random Data)
? Wide ±5% Reference Clock Frequency
Tolerance for Easy System Design Using
Locally-Generated Clocks
? Line and Local Loopback Modes
? Robust BLVDS Serial Transmission Across
Backplanes and Cables for Low EMI
? No External Coding Required
? Internal PLL, No External PLL Components
Required
? Single +3.3V Power Supply
? Low Power: 90mA (typ) Transmitter, 100mA
(typ) at 66 MHz with PRBS-15 Pattern
? ±100 mV Receiver Input Threshold
? Loss of Lock Detection and Reporting Pin
? Industrial ?40 to +85°C Temperature Range
? >2.0kV HBM ESD
? Compact, Standard 80-Pin LQFP Package
DESCRIPTION
The DS92LV18 Serializer/Deserializer (SERDES) pair
transparently translates a 18–bit parallel bus into a
BLVDS serial stream with embedded clock
information. This single serial stream simplifies
transferring a 18-bit, or less, bus over PCB traces
and cables by eliminating the skew problems
between parallel data and clock paths. It saves
system cost by narrowing data paths that in turn
reduce PCB layers, cable width, and connector size
and pins.
This SERDES pair includes built-in system and
device test capability. The line loopback feature
enables the user to check the integrity of the serial
data transmission paths of the transmitter and
receiver while deserializing the serial data to parallel
data at the receiver outputs. The local loopback
feature enables the user to check the integrity of the
transceiver from the local parallel-bus side.
The DS92LV18 incorporates modified BLVDS
signaling on the high-speed I/O. BLVDS provides a
low power and low noise environment for reliably
transferring data over a serial transmission path. The
equal and opposite currents through the differential
data path control EMI by coupling the resulting
fringing fields together.
供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
---|---|---|---|---|---|---|---|
NSC |
2013 |
QFP |
500 |
全新 |
|||
NS |
23+ |
QFP80 |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
TI |
25+ |
QFP |
8880 |
原裝認準芯澤盛世! |
|||
HARRIS/哈里斯 |
23+ |
QFP |
9920 |
原裝正品,支持實單 |
|||
HARRIS/哈里斯 |
21+ |
QFP |
19600 |
一站式BOM配單 |
|||
TI |
1527+ |
QFP |
9 |
一級代理,專注軍工、汽車、醫(yī)療、工業(yè)、新能源、電力 |
|||
TI |
23+ |
QFP |
3200 |
正規(guī)渠道,只有原裝! |
|||
TI/德州儀器 |
24+ |
QFP |
1500 |
只供應原裝正品 歡迎詢價 |
|||
22+ |
5000 |
||||||
TI |
23+ |
QFP |
5000 |
全新原裝,支持實單,非誠勿擾 |
DS92LV18TVVSLASHNOPB.A 資料下載更多...
DS92LV18TVVSLASHNOPB.A 芯片相關型號
- 1147130
- 1SMA5922BT3G
- 4510061
- 4510061S
- 4510062
- DAC7642VFB
- DAC7642VFBR
- DAC7642VFBT
- DAC7642VFBT.A
- DAC7642VFR
- DS92LV18TVVSLASHNOPB
- DS92LV18TVVXSLASHNOPB
- DS92LV18TVVXSLASHNOPB.A
- G012N08
- K104J15XOUF5UK2H
- K104J15XOUF5UK5H
- K104J15XOUF5UL2H
- K104J15XOUF5UL5H
- M12C-PVC-4-S-F-5
- SMCJ78CA
- SN74LVC1G66DBVR-TP
- SN74LVC1G66DRLR-TP
- SN74LVC1G66DRYR-TP
- TPS62202DBVR
- TPS62202DBVR.B
- TPS62202DBVR1G4.B
- TPS62202DBVT
- TPS62202DBVT.B
- TPS71025P
- TPS71025P.A
Datasheet數(shù)據(jù)表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104