国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

1FEATURES

2? >400 Mbps (200 MHz) Switching Rates

? 50 ps Differential Skew (Typical)

? 2.5 ns Maximum Propagation Delay

? 3.3V Power Supply Design

? Flow-Through Pinout

? Power Down High Impedance on LVDS Inputs

? Low Power Design (18mW @ 3.3V Static)

? Interoperable with Existing 5V LVDS Networks

? Accepts Small Swing (350 mV Typical) failDifferential

Signal Levels

? Supports Open, Short and Terminated Input

Fail-Safe

? Conforms to ANSI/TIA/EIA-644 Standard

? Industrial Temperature Operating Range

– (?40°C to +85°C)

? Available in SOIC Package

DESCRIPTION

The DS90LV018A is a single CMOS differential line

receiver designed for applications requiring ultra low

power dissipation, low noise and high data rates. The

device is designed to support data rates in excess of

400 Mbps (200 MHz) utilizing Low Voltage Differential

Signaling (LVDS) technology.

The DS90LV018A accepts low voltage (350 mV

typical) differential input signals and translates them

to 3V CMOS output levels. The receiver also

supports open, shorted and terminated (100Ω) input

fail-safe. The receiver output will be HIGH for all failDifferential

safe conditions. The DS90LV018A has a flow-through

design for easy PCB layout.

The DS90LV018A and companion LVDS line driver

provide a new alternative to high power PECL/ECL

devices for high speed point-to-point interface

applications.