国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:DS90CR285MTD/NOPB.B > DS90CR285MTD/NOPB.B詳情

DS90CR285MTD/NOPB.B中文資料

廠家型號

DS90CR285MTD/NOPB.B

文件大小

1048.079Kbytes

頁面數(shù)量

28

功能描述

DS90CR285/DS90CR286 3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHz

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

生產(chǎn)廠商

TI2

DS90CR285MTD/NOPB.B數(shù)據(jù)手冊規(guī)格書PDF詳情

1FEATURES

2? Single +3.3V Supply

? Chipset (Tx + Rx) Power Consumption <250

mW (typ)

? Power-Down Mode (<0.5 mW total)

? Up to 231 Megabytes/sec Bandwidth

? Up to 1.848 Gbps Data Throughput

? Narrow Bus Reduces Cable Size

? 290 mV Swing LVDS Devices for Low EMI

? +1V Common Mode Range (Around +1.2V)

? PLL Requires no External Components

? Both Devices are Offered in a Low Profile 56-

Lead TSSOP Package

? Rising Edge Data Strobe

? Compatible with TIA/EIA-644 LVDS Standard

? ESD Rating > 7 kV

? Operating Temperature: ?40°C to +85°C

DESCRIPTION

The DS90CR285 transmitter converts 28 bits of

LVCMOS/LVTTL data into four LVDS (Low Voltage

Differential Signaling) data streams. A phase-locked

transmit clock is transmitted in parallel with the data

streams over a fifth LVDS link. Every cycle of the

transmit clock 28 bits of input data are sampled and

transmitted. The DS90CR286 receiver converts the

LVDS data streams back into 28 bits of

LVCMOS/LVTTL data. At a transmit clock frequency

of 66 MHz, 28 bits of TTL data are transmitted at a

rate of 462 Mbps per LVDS data channel. Using a 66 MHz clock, the data throughput is 1.848 Gbit/s (231

Mbytes/s).

The multiplexing of the data lines provides a

substantial cable reduction. Long distance parallel

single-ended buses typically require a ground wire

per active signal (and have very limited noise

rejection capability). Thus, for a 28-bit wide data and

one clock, up to 58 conductors are required. With the

Channel Link chipset as few as 11 conductors (4 data

pairs, 1 clock pair and a minimum of one ground) are

needed. This provides a 80% reduction in required

cable width, which provides a system cost savings,

reduces connector physical size and cost, and

reduces shielding requirements due to the cables'

smaller form factor.

The 28 LVCMOS/LVTTL inputs can support a variety

of signal combinations. For example, seven 4-bit

nibbles or three 9-bit (byte + parity) and 1 control.

更新時間:2025-9-22 8:18:00
供應(yīng)商 型號 品牌 批號 封裝 庫存 備注 價格
TI/德州儀器
24+
TSSOP56
42000
只做原裝進口現(xiàn)貨
NSC
23+
TSSOP-56
65480
NSC
24+
1224
NS
2016+
TSSOP56
5822
只做原裝,假一罰十,公司可開17%增值稅發(fā)票!
NATIONALSEMI
05+
原廠原裝
4554
只做全新原裝真實現(xiàn)貨供應(yīng)
TI/NSC
TSSOP56
3000
正品原裝--自家現(xiàn)貨-實單可談
NS
17+
TSSOP56
6200
100%原裝正品現(xiàn)貨
原廠正品
23+
BGA
5000
原裝正品,假一罰十
NS
24+
TSOP48
6980
原裝現(xiàn)貨,可開13%稅票
TI
1702+
TSSOP56
8600
只做原裝進口,假一罰十