国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

1 Features

? LSTTL input logic compatible

– VIL(max) = 0.8V, VIH(min) = 2V

? CMOS input logic compatible

– II ≤ 1μA at VOL, VOH

? Buffered inputs

? 4.5V to 5.5V operation

? Wide operating temperature range:

-55°C to +125°C

? Supports fanout up to 10 LSTTL loads

? Significant power reduction compared to LSTTL

logic ICs

2 Applications

? Enable digital signals

3 Description

This device contains four independent buffers with

3-state outputs. Each gate performs the Boolean

function Y = A in positive logic.