国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

1.1.3. Additional Features

The C8051F018/9 has several key enhancements both inside and outside the CIP-51 core to improve its overall

performance and ease of use in the end applications.

The extended interrupt handler provides 21 interrupt sources into the CIP-51 (as opposed to 7 for the standard

8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system

requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very

useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock

detector, a voltage level detection from Comparator 0, a forced software reset, the CNVSTR pin, and the /RST pin.

The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be

output on the /RST pin. Each reset source except for the VDD monitor and Reset Input Pin may be disabled by the

user in software. The WDT may be permanently enabled in software after a power-on reset during MCU

initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset.

If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic

resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low

power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically

switching to the fast (up to 16MHz) internal oscillator as needed.