国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

位置:PM7384 > PM7384詳情

PM7384中文資料

廠家型號

PM7384

文件大小

44.79Kbytes

頁面數(shù)量

4

功能描述

Frame Engine and Data Link Manager

數(shù)據(jù)手冊

下載地址一下載地址二到原廠下載

簡稱

PMC

生產(chǎn)廠商

PMC-Sierra, Inc

中文名稱

官網(wǎng)

LOGO

PM7384數(shù)據(jù)手冊規(guī)格書PDF詳情

DESCRIPTION

The PM7384 FREEDM-84P672 Frame Engine and Datalink Manager device is a monolithic integrated circuit that implements HDLC processing, and PCI Bus memory management functions for a maximum of 672 bi-directional channels.

FEATURES

? Single-chip multi-channel HDLC controller with a 66 MHz, 32 bit Peripheral Component Interconnect (PCI) Revision 2.1 bus for configuration, monitoring and transfer of packet data, with an on-chip DMA controller with scatter/ gather capabilities.

? Supports up to 672 bi-directional HDLC channels assigned to a maximum of 84 channelised or unchannelised links conveyed via a Scaleable Bandwidth Interconnect (SBI) interface.

? Data on the SBI interface is divided into 3 Synchronous Payload Envelopes (SPEs). Each SPE can be configured independently to carry data for either 28 T1/J1 links, 21 E1 links, or 1 unchannelised DS-3 link.

? Links in a SPE can be configured individually to operate in a clear channel mode, in which case all framing bit locations are assumed to be carrying HDLC data.

? Links in an SPE can be configured individually to operate in channelised mode, in which case, the number of time-slots assigned to an HDLC channel is programmable from 1 to 24 (for T1/J1 links) and from 1 to 31 (for E1 links).

? Supports three bi-directional HDLC channels each assigned to an unchannelised link with arbitrary rate link of up to 51.84 MHz when SYSCLK is running at 45 MHz. Each link may be configured individually to replace one of the SPEs conveyed on the SBI interface.

? For each channel, the HDLC receiver supports programmable flag sequence detection, bit de-stuffing and frame check sequence validation. The receiver supports the validation of both CRC-CCITT and CRC-32 frame check sequences.

? For each channel, the receiver checks for packet abort sequences, octet aligned packet length and for minimum and maximum packet length. The receiver supports filtering of packets that are larger than a user specified maximum value.

? Alternatively, for each channel, the receiver supports a transparent mode where each octet is transferred transparently to host memory. For channelised links, the octets are aligned with the receive time-slots.

? For each channel, time-slots are selectable to be in 56 kbits/s format or 64 kbits/s clear channel format.

? For each channel, the HDLC transmitter supports programmable flag sequence generation, bit stuffing and frame check sequence generation. The transmitter supports the generation of both CRC-CCITT and CRC-32 frame check sequences. The transmitter also aborts packets under the direction of the host or automatically when the channel underflows.

? Supports two levels of non-preemptive packet priority on each transmit channel. Low priority packets will not begin transmission until all high priority packets are transmitted.

? Alternatively, for each channel, the transmitter supports a transparent mode where each octet is inserted transparently from host memory. For channelised links, the octets are aligned with the transmit time-slots.

? Provides 32 Kbytes of on-chip memory for partial packet buffering in both the transmit and receive directions. This memory may be configured to support a variety of different channel configurations from a single channel with 32 Kbytes of buffering to 672 channels, each with a minimum of 48 bytes of buffering.

? Supports PCI burst sizes of up to 256 bytes for transfers of packet data.

? Provides a standard 5 signal P1149.1 JTAG test port for boundary scan board test purposes.

? Supports 3.3 Volt PCI signaling environment.

? Supports 3.3 Volt I/O on non-PCI signals.

? Low power 2.5 Volt 0.25 μm CMOS technology.

? 352 pin enhanced ball grid array (SBGA) package.

APPLICATIONS

? IETF PPP interfaces for routers

? Frame Relay interfaces for ATM or Frame Relay switches and multiplexers

? FUNI or Frame Relay service inter-working interfaces for ATM switches and multiplexers.

? Internet/Intranet access equipment.

? Packet-based DSLAM equipment.

? Packet over SONET.

? PPP over SONET.

更新時間:2025-7-18 10:11:00
供應商 型號 品牌 批號 封裝 庫存 備注 價格
PMC
25+
BGA
12496
PMC原裝正品PM7384-BI即刻詢購立享優(yōu)惠#長期有貨
PMC
2020+
BGA
18600
百分百原裝正品 真實公司現(xiàn)貨庫存 本公司只做原裝 可
PMC
2021+
原裝正品
6800
原廠原裝,歡迎咨詢
PMC
23+
BGA
19726
PMC
24+
10
PMC
24+
BGA
2978
100%全新原裝公司現(xiàn)貨供應!隨時可發(fā)貨
PMC
04+
BGA
1
PMC
2016+
BGA
5500
只做原裝,假一罰十,公司可開17%增值稅發(fā)票!
PMC
22+
BGA
2000
原裝正品現(xiàn)貨
PMC
18+
BGA
85600
保證進口原裝可開17%增值稅發(fā)票

PMC相關芯片制造商

  • PMI
  • PMICRO
  • POINN
  • Polyfet
  • POLYMAKER
  • POMONA
  • Portwell
  • POSEICO
  • POSITRONIC
  • POTATO
  • Potens
  • POWER

PMC-Sierra, Inc

中文資料: 539條

PMC-Sierra, Inc. 是一家專注于網(wǎng)絡和存儲半導體解決方案的公司,成立于1986年,總部位于美國加利福尼亞州。該公司致力于為數(shù)據(jù)中心、企業(yè)網(wǎng)絡和電信市場提供高性能的集成電路和相關技術。PMC-Sierra 的產(chǎn)品線包括網(wǎng)絡處理器、存儲控制器和光纖通道解決方案,廣泛應用于服務器、路由器和交換機等設備中。憑借其在技術創(chuàng)新和設計方面的領先地位,PMC-Sierra 致力于幫助客戶提高數(shù)據(jù)傳輸速度和系統(tǒng)性能。2016年,公司被 Broadcom Inc. 收購,進一步增強了其在半導體行業(yè)的競爭力。