位置：HEF4059BN > HEF4059BN詳情
HEF4059BN中文資料
HEF4059BN數據手冊規(guī)格書PDF詳情
DESCRIPTION
The HEF4059B is a divide-by-n counter which can be programmed to divide an input frequency by any number n from 3 to 15 999. The output signal is a one clock-cycle wide pulse and occurs at a rate equal to the input frequency divided by n. The single output (O) has TTL drive capability. The down counter is preset by means of
16 jam inputs (J1 to J16); continued on next page.
更新時間：2025-9-7 16:30:00
| 供應商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價格 |
|---|---|---|---|---|---|---|---|
PHI |
24+ |
DIP |
205 |
||||
PHI |
24+/25+ |
14 |
原裝正品現貨庫存價優(yōu) |
||||
PHI |
23+ |
DIP |
12800 |
##公司主營品牌長期供應100%原裝現貨可含稅提供技術 |
|||
PHI |
2023+ |
SMD |
3560 |
安羅世紀電子只做原裝正品貨 |
|||
PHI |
2023+ |
DIP |
8800 |
正品渠道現貨 終端可提供BOM表配單。 |
|||
PHI |
23+ |
65480 |
|||||
PHI |
21+ |
DIP |
510 |
原裝現貨假一賠十 |
|||
PHI |
18+ |
SOP24 |
85600 |
保證進口原裝可開17%增值稅發(fā)票 |
|||
PHI |
23+ |
DIP |
8160 |
原廠原裝 |
|||
PHI |
24+ |
DIP24 |
500000 |
行業(yè)低價,代理渠道 |
HEF4059BN 資料下載更多...
HEF4059BN 芯片相關型號
PHILIPS相關芯片制造商
Datasheet數據表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104
