国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

General description

The TDA19978A is a four input HDMI 1.3a compliant receiver with embedded EDID memory. The built in auto-adaptive equalizer improves signal quality and allows the use of cable lengths up to 25 m (laboratory tested with a 0.5 mm (24 AWG) cable at 2.05 gigasamples per second). The HDCP key set is stored in non-volatile One Time Programmable (OTP) memory for maximum security. In addition, the TDA19978A is delivered with software drivers to ease configuration and use.

Features and benefits

■ Complies with the HDMI 1.3a, DVI 1.0, CEA-861-D and HDCP 1.2 standards

■ Four (quad) independent HDMI inputs, up to the HDMI frequency of 205 MHz

■ Embedded auto-adaptive equalizer on all HDMI links

■ EDID memory: 253 shared bytes and three bytes dedicated to each HDMI input

■ Supports color depth processing (8-bit, 10-bit or 12-bit per color)

■ Color gamut metadata packet with interrupt on each update, readable via the I2C-bus

■ Up to four S/PDIF or I2S-bus outputs (eight channels) at a sampling rate up to 192 kHz with IEC 60958/IEC 61937 stream

■ HBR audio stream up to 768 kHz with four demultiplexed S/PDIF or I2S-bus outputs

■ HBR streams (e.g. DTS-HD master audio and Dolby TrueHD up to eight channels due to HBR packet for stream with a frame rate up to 768 kHz) support

■ DSD and DST audio stream up to six DSD channels output for SACD with DST Audio Packet support

■ Channel status decoder supports multi-channel reception

■ Improved audio clock generation using an external reference clock

■ System/master clock output (128/256/512 × fs) enables the use of the UDA1334BTS

■ The HDMI interface supports:

◆ All HDTV formats up to 1920 × 1080p at 50/60 Hz and WUXGA (1920 × 1200p at 60 Hz) with support for reduced blanking

◆ PC formats up to UXGA (1600 × 1200p at 60 Hz)

■ Embedded oscillator (an external crystal can be used)

■ Frame and field detection for interlaced video signal

■ Sync timing measurements for format recognition

■ Improved system for measurements of blanking and video active area allowing an accurate recognition of PC and TV formats

■ HDCP with repeater capability

■ Embedded non-volatile memory storage of HDCP keys

■ Programmable color space input signal conversion from RGB-to-YCbCr or YCbCr-to-RGB

■ Output formats: RGB 4:4:4, YCbCr 4:4:4, YCbCr 4:2:2 semi-planar based on the ITU-R BT.601 standard and YCbCr 4:2:2 ITU-R BT.656

■ 8-bit, 10-bit or 12-bit output formats selectable using the I2C-bus (8-bit and 10-bit only in 4:4:4 format)

■ I2C-bus adjustable timing of video port (tsu(Q) and th(Q))

■ Downsampling-by-two with selectable filters on Cb and Cr channels in 4:2:2 mode

■ Internal video and audio pattern generator

■ Controllable using the I2C-bus; 5 V tolerant and bit rate up to 400 kbit/s

■ DDC-bus inputs 5 V tolerant and bit rate up to 400 kbit/s

■ LV-TTL outputs

■ Power-down mode

■ CMOS process

■ 1.8 V and 3.3 V power supplies

■ Lead-free (Pb) HLQFP144 package

Applications

■ HDTV

■ High-End TV

■ YCbCr or RGB high-speed video digitizer

■ Home theater amplifier

■ Projector, plasma and LCD TV

■ DVD recorder

■ Rear projection TV

■ AVR and HDMI splitter