位置：SN74LS112N > SN74LS112N詳情
SN74LS112N中文資料
SN74LS112N數(shù)據(jù)手冊規(guī)格書PDF詳情
The SN54 /74LS112A dual JKflip-flop features individual J, K, clock, and asynchronousset and clear inputs to each flip-flop. When the clock goes HIGH,the inputs are enabled and data will be accepted. The logic level of the Jand K inputs may be allowed to change when the clock pulse is HIGH and thebistable will perform according to the truth table as long as minimum set-up andhold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.
更新時(shí)間：2025-8-14 16:01:00
| 供應(yīng)商 | 型號 | 品牌 | 批號 | 封裝 | 庫存 | 備注 | 價(jià)格 |
|---|---|---|---|---|---|---|---|
24+ |
3000 |
自己現(xiàn)貨 |
|||||
TI |
02+/03+ |
DIP |
5262 |
全新原裝100真實(shí)現(xiàn)貨供應(yīng) |
|||
TI |
24+ |
DIP16 |
6800 |
絕對原裝!真實(shí)庫存! |
|||
TI/MOTO |
23+ |
DIP |
5000 |
原裝正品,假一罰十 |
|||
TI |
24+ |
DIP |
6430 |
原裝現(xiàn)貨/歡迎來電咨詢 |
|||
TI/德州儀器 |
23+ |
DIP |
50000 |
全新原裝正品現(xiàn)貨,支持訂貨 |
|||
TI |
2021+ |
DIP |
7600 |
原裝現(xiàn)貨，歡迎詢價(jià) |
|||
TI |
24+ |
DIP |
30000 |
原裝正品公司現(xiàn)貨,假一賠十! |
|||
TI |
24+ |
DIP |
6000 |
全新原裝深圳倉庫現(xiàn)貨有單必成 |
|||
TI |
2022+ |
DIP |
7600 |
原廠原裝,假一罰十 |
SN74LS112N 資料下載更多...
SN74LS112N 芯片相關(guān)型號
Datasheet數(shù)據(jù)表PDF頁碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
