国产精品久久久久无码av色戒,大帝av在线一区二区三区,国产肥熟女视频一区二区三区,大陆少妇xxxx做受,被黑人猛躁10次高潮视频

DESCRIPTION

The MH4S64BLG is 4194304 - word by 64-bit Synchronous DRAM module. This consists of four industry standard 4Mx16 Synchronous DRAMs in TSOP and one industory standard EEPROM in TSSOP.

The mounting of TSOP on a card edge Dual Inline package provides any application where high densities and large quantities of memory are required.

This is a socket type - memory modules, suitable for easy interchange or addition of modules.

FEATURES

? Utilizes industry standard 4M x 16 Synchronous DRAMs TSOP and industry standard EEPROM in TSSOP

? 168-pin (84-pin dual in-line package)

? single 3.3V±0.3V power supply

? Clock frequency 100MHz

? Fully synchronous operation referenced to clock rising edge

? 4 bank operation controlled by BA0,1(Bank Address)

? /CAS latency- 2/3(programmable)

? Burst length- 1/2/4/8/Full Page(programmable)

? Burst type- sequential / interleave(programmable)

? Column access - random

? Auto precharge / All bank precharge controlled by A10

? Auto refresh and Self refresh

? 4096 refresh cycle /64ms

? LVTTL Interface

? Discrete IC and module design conform to PC100 specification.

(module Spec. Rev. 1.0 and SPD 1.2A(-7,-8), SPD1.0(-10))

APPLICATION

PC main memory