位置:PEF2256HV2.2 > PEF2256HV2.2詳情
PEF2256HV2.2中文資料
PEF2256HV2.2數(shù)據(jù)手冊(cè)規(guī)格書PDF詳情
Introduction
The FALC?56 framer and line interface component is designed to fulfill all required interfacing between analog E1/T1/J1 lines and the digital PCM system highway, H.100/H.110 or H-MVIP bus for world market telecommunication systems.
Features
Line Interface
? High-density, generic interface for all E1/T1/J1 applications
? Analog receive and transmit circuits for long-haul and short-haul applications
? E1 or T1/J1 mode selectable
? Data and clock recovery using an integrated digital phase-locked loop
? Maximum line attenuation up to -43 dB at 1024 kHz (E1) and up to -36 dB at 772 kHz (T1/J1)
? Programmable receive equalizer characteristic
? Software-selectable receive line termination
? Programmable transmit pulse shapes for E1 and T1/J1 pulse masks
? Programmable line build-out for CSU signals according to ANSI T1. 403 and FCC68: 0dB, -7.5 dB, -15 dB, -22.5 dB (T1/J1)
? Low transmitter output impedances for high transmit return loss
? Tristate function of the analog transmit line outputs
? Analog switch for redundancy applications
? Transmit line monitor protecting the device from damage
? Receive line monitor mode
? Jitter specifications of ITU-T I.431, G.703, G.736 (E1), G.823 (E1) and AT&T TR62411 (T1/J1) are met
? Crystal-less wander and jitter attenuation/compensation
? Common master clock reference for E1 and T1/J1 (any frequency within 1.02 and 20 MHz)
? Power-down function
? Support of automatic protection switching
? Dual-rail or single-rail digital inputs and outputs
? Unipolar NRZ or CMI for interfacing fiber-optical transmission routes
? Selectable line codes (E1: HDB3, AMI/T1: B8ZS, AMI with ZCS)
? Loss-of-signal indication with programmable thresholds according to ITU-T G.775, ETS300233 (E1) and ANSI T1.403 (T1/J1)
? Optional data stream muting upon LOS detection
? Programmable receive slicer threshold
? Clock generator for jitter-free system/transmit clocks per channel
? Local loop and remote loop for diagnostic purposes
? Low power device
? Single power supply (3.3 V) or dual power supply (3.3 V and 1.8 V)
(Continue ...)
PEF2256HV2.2產(chǎn)品屬性
- 類型
描述
- 型號(hào)
PEF2256HV2.2
- 功能描述
網(wǎng)絡(luò)控制器與處理器 IC T/E
- RoHS
否
- 制造商
Micrel
- 產(chǎn)品
Controller Area Network(CAN)
- 電源電流(最大值)
595 mA
- 最大工作溫度
+ 85 C
- 安裝風(fēng)格
SMD/SMT
- 封裝/箱體
PBGA-400
- 封裝
Tray
供應(yīng)商 | 型號(hào) | 品牌 | 批號(hào) | 封裝 | 庫(kù)存 | 備注 | 價(jià)格 |
---|---|---|---|---|---|---|---|
INFINEON/英飛凌 |
25+ |
QFP80 |
12496 |
INFINEON/英飛凌原裝正品PEF2256HV2.2即刻詢購(gòu)立享優(yōu)惠#長(zhǎng)期有貨 |
|||
INFINEON |
2024+ |
N/A |
70000 |
柒號(hào)只做原裝 現(xiàn)貨價(jià)秒殺全網(wǎng) |
|||
Infineon(英飛凌) |
23+ |
25900 |
新到現(xiàn)貨,只有原裝 |
||||
INFINEON英飛凌 |
24+ |
QFP |
13500 |
免費(fèi)送樣原盒原包現(xiàn)貨一手渠道聯(lián)系 |
|||
INFINEON/英飛凌 |
23+ |
QFP |
5234 |
所有報(bào)價(jià)以當(dāng)天為準(zhǔn) |
|||
INFINEON |
QFP |
1000 |
正品原裝--自家現(xiàn)貨-實(shí)單可談 |
||||
INFINEON |
19+ |
QFP |
32000 |
原裝正品,現(xiàn)貨特價(jià) |
|||
INFINEON |
20+ |
QFP |
500 |
樣品可出,優(yōu)勢(shì)庫(kù)存歡迎實(shí)單 |
|||
INFINEON |
23+ |
QFP80 |
30000 |
代理全新原裝現(xiàn)貨,價(jià)格優(yōu)勢(shì) |
|||
INFINEON |
1923+ |
MQFP |
6000 |
原裝公司現(xiàn)貨特價(jià) |
PEF2256HV2.2 資料下載更多...
PEF2256HV2.2 芯片相關(guān)型號(hào)
INFINEON相關(guān)芯片制造商
Datasheet數(shù)據(jù)表PDF頁(yè)碼索引
- P1
- P2
- P3
- P4
- P5
- P6
- P7
- P8
- P9
- P10
- P11
- P12
- P13
- P14
- P15
- P16
- P17
- P18
- P19
- P20
- P21
- P22
- P23
- P24
- P25
- P26
- P27
- P28
- P29
- P30
- P31
- P32
- P33
- P34
- P35
- P36
- P37
- P38
- P39
- P40
- P41
- P42
- P43
- P44
- P45
- P46
- P47
- P48
- P49
- P50
- P51
- P52
- P53
- P54
- P55
- P56
- P57
- P58
- P59
- P60
- P61
- P62
- P63
- P64
- P65
- P66
- P67
- P68
- P69
- P70
- P71
- P72
- P73
- P74
- P75
- P76
- P77
- P78
- P79
- P80
- P81
- P82
- P83
- P84
- P85
- P86
- P87
- P88
- P89
- P90
- P91
- P92
- P93
- P94
- P95
- P96
- P97
- P98
- P99
- P100
- P101
- P102
- P103
- P104